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This research examines a unified approach to several of
the problems associated with Operational Amplifiers (OAs )
,
namely, speed, accuracy, and frequency dependent gain. The
approach which is examined is the Composite Operational
Amplifier (CNOA), where N=2 , 3 , or 4 single OAs. The CNOA
is found to greatly extend the useful operating frequencies
of the OA while maintaining low sensitivity to circuit
element variations and a high degree of stability. It also
provides a method for obtaining a fast and accurate OA. An
additional feature of the CNOA is that it can be implemented
using current technology. A computer model for the single
OA was created and validated, and provided the basis for
proving the superiority of the CNOA. Theoretical and
experimental results were used with these computer
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The Operational Amplifier (OA) is used as the active
element in most linear active circuits, namely, positive,
negative, and differential gain amplifiers, integrators,
and active filters. System design advancements have
generated greater demands on the electrical performance of
these OAs in several areas. These include extended band-
width (BW), low sensitivity, and high stability, as well as
high speed and high accuracy. Considerable research has
ensued in an effort to improve the performance of the
Operational Amplifier. Their non-ideal performance
introduces frequency dependent gains which limit the
operating frequencies of the linear active circuits which
employ them. The effect of this non-ideal behavior
actually contributes somewhat less to the BW limitation
problem than the effect of the passive components
associated with the circuits. Thus, if the ideal mathema-
tical model input-output relationship is H.(s), then the
actual circuit yields H (s), which is different from H.(s).J a ' 1
Further variations in H (s) result from changes in frequency,
a
temperature, and power supply voltage. A discussion of
recent efforts to minimize these variations is contained
in Section C of this chapter.
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The requirement to improve the speed (slew rate) and
accuracy (offset) of OAs has been driven by such applica-
tions as the introduction of the 16 bit analog-to-digital
(A/D) and digital-to-analog (D/A) converters. The general
results of efforts to improve these characteristics of OAs
has been the attainment of greatly enhanced speed at the
cost of a significant loss of accuracy. The slew rate of
an OA is primarily determined by the type of input stage
used, while the offset is determined by the imperfect match
of the input stage transistors. A detailed discussion of
the factors affecting the slew rate of an OA, as well as
efforts to improve slew rate, is contained in Section D of
this chapter.
This research proposes a new approach to extending the
BW and improving the speed and accuracy of the OA. Each
OA in a network is replaced by a Composite Operational
Amplifier (CNOA), where N=2
, 3, or 4, the number of single
OAs required to achieve the realization. The resulting
device has three terminals, consisting of an inverting
input, a non-inverting input, and an output. Amplitude
and phase compensation is accomplished by using resistor
ratios as the controlling parameters. The CNOA has the
same versatility as state-of-the-art designs using the
same number of OAs, while at the same time maintaining
the attractive features of the single OA , including low
sensitivity to circuit element and power supply variations,
13
as well as good stability,, The investigation of the CNOA
will consist of computer simulation, theoretical, and
experimental analyses.
B. CHARACTERISTICS OF AN OPERATIONAL AMPLIFIER
This section will briefly discuss the characteristics
of the OA. The OA is a three terminal Voltage Controlled
Voltage Source (VCVS), consisting of a positive
(non-inverting), negative (inverting), and an output
terminal. A simplified schematic for an OA is shown in
Figure 1-1. If the non-inverting input is grounded and
a signal is applied to the inverting input, the output will
be 180 degrees out of phase with the input signal. If the
inverting input is grounded and a signal is applied to the
non-inverting input, the output will be in phase with the
input signal. The amplified voltage is found at the output
terminal. The differential open loop gain of the OA
,
denoted as A, is the gain of the OA with no feedback path,
i.e., with none of the output referred back to the input.
It is usually of the order of 10 or more.
It is useful to consider the OA as an "ideal" amplifier,
and although in practice none of the ideal properties can be
achieved, they can be approximated closely enough for most
applications. Figure 1-2 shows the equivalent circuit of
the ideal OA . The following properties are associated with
the ideal OA shown in that figure
:
14
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Figure 1-2 Equivalent Circuit of an Ideal OA
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1. The ideal OA should not draw any current, i.e., the
input current at terminal 1 and terminal 2 should be





The output voltage between terminal 3 and ground should
always be equal to A(v~-v..), independent of the current
drawn from terminal 3 into a load impedance. This means
that the OA has zero output impedance
.
3. The OA responds to a different voltage, v.-v, , hence
if v., =v„ , then ideally the output will be zero. This
property is known as common mode rejection and it is
ideally infinite.
4. The open loop gain A is ideally infinite.
5. The open loop gain A remains constant from zero to
infinite frequency, i.e., it amplifies all frequencies
equally
.
The operational amplifier is a multistage amplifier.
Figure 1-3 shows a basic three stage OA. The first stage
of this OA is a differential amplifier which provides high
gain to difference signals, v~-v, , and low gain to
common-mode signals. The differential amplifier also
sets the input impedance and its characteristics minimize
the common-mode response and offset voltages. Offset
voltages are small signals, usually on the order of a few
millivolts, which cause some output voltage when v~-v =0.
They affect the accuracy of the OA and are caused by an
imperfect match of the emitter-base voltages of the input
transistors, Ql and Q2 . The second stage of the OA
provides both current and voltage gain. The voltage gain
contributes to the overall amplifier voltage gain and the
current gain is used to drive the final stage without




















Fieure 1-3 Typical Multistage OA
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provides the amplifier with a low output resistance,
corresponding to that of an ideal voltage source.
Additionally, it must supply relatively large output
currents without dissipating large amounts of power in
the IC.
In practice, the differential open loop gain of an OA
is finite and decreases with frequency. Although the gain
is quite high at dc and low frequencies it starts to fall
off at a relatively low frequency. Figure 1-4 shows the
open-loop frequency and phase responses of a typical
general-purpose, internally compensated OA. Internally
compensated OAs usually utilize a single capacitor which
gives a -20dB/decade rolloff(or, -6dB/octave ) . The
constant -20dB/decade rolloff ensures stability of the OA
.
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where A denotes the DC open loop gain and 03 is the -3dB
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Figure 1-4 Open Loop Frequency and Phase Responses for a
Typical Internally Compensated 0A
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and thus the frequency where the gain A reaches unity
(0 dB) , co , is given by
co = A co (3)
u o m
Substituting eqn. (3) into (2) gives
go f
where f = co /2tt.
u u
The term co (rad/sec) or f (Hz) is known as the unity
u u J
gain bandwidth (or, gain bandwidth product (GBWP)). In the
simple OA, f is limited to approximately 1 MHz [Ref. 1].
This limitation is imposed by the requirement to limit the
phase in excess of 90 degress.
C. OPERATIONAL AMPLIFIER BANDWIDTH
The high frequency rolloff of the OA imposes a limitation
on the useful frequency range of linear active circuits. As
discussed in Section A of this chapter, further practical
limitations on the useful bandwidth of the OA are imposed by
passive circuit components , as well as variations in the
temperature and power supply voltage. The following
approaches to alleviate the BW problem have recently been
considered by various researchers [Ref. 2: p. 4],
20
1. Passive Compensation
This approach includes introduction of additional
passive components to produce an amount of phase lead to
compensate for the phase lag due to the imperfect OA ' s
.
These passive components are adjusted for a specific
temperature and power supply voltage to match the OA GBWPs.
If the ambient temperature or power supply voltages change,
adjustments of the components will be required. In
addition to this impractical consideration, the precise




This approach adds an additional OA to complement
each OA in a configuration. The additional OA has
characteristics which closely match the first. Although
this approach has been utilized for specific configurations,
there has been no generalized method developed for
application to all structures.
3. Wider GBWP OA '
s
In this approach wider GBWP OAs are utilized to
replace existing OAs in an active network. Although this
extends the useful operating frequency range of the OAs
,
these OAs are expensive to produce and their cost may not
be justified when a large number is required.
In this research, the Composite Operational
Amplifier (CNOA) will be shown to provide a unified approach
for minimizing the effects of the variations described above
21
and to extending the bandwidth of the OA. It will replace
the simple OA in the active circuit and will utilize low
cost OAs available with existing technology. In addition,
the individual OAs which compose the CNOA do not require
matched GBWPs.
Since much of this research is associated with the
use of finite gain amplifiers, it is necessary to develop
some basic relationships for this configuration.
Figure 1-5 shows a schematic for the amplifier under
consideration. This configuration is known as an inverting
amplifier and as the mane implies the output is 180 degrees
out of phase with the input. Since the positive terminal
is at ground potential, the voltage at the input is given
bv -V /A. Thus, the current in Rl can now be found asJ o
V.-C-V /A) , V




Since the OA has approximately infinite impedance and





V = - ° - L- (V. + °) R












Figure 1-5 Schematic Diagram for an OA in an Inverting
Configuration
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Using the open-loop frequency dependent expression given
by eqn. (1) yields
V (co) R /R 1Q
. f 1
V. (co) , R~ jco(l + R^/R
1 . 1 /
-,
,
f v J f
1 + T-(l + rA) + 1A R ' co
o 1 u
For A >>(1 + R_/R. ) , and from eqn. (3),
o f 1 ' ^ '
V (co) R^/R
no f 1





These results show that the inverting configuration has a
dc gain equal to -R
f
/R
, the ideal value. The closed-loop
gain rolls off at a uniform -20 dB/decade slope with a
3 dB frequency given by
co




It can be shown by a similar analysis that the non-inverting
amplifier has the same -20dB/decade rolloff, has a 3dB
frequency also governed by equation (5), and has a dc gain
of (1 + R f /R, ) . These are very useful results and will be
used later for analysis of the OA.
D. SLEW RATE LIMITATIONS
If an OA is overdriven by a large-signal pulse of a
square-wave having a fast enough rise time, the output does
not immediately follow the input. Figure 1-6 illustrates this
response for a finite gain inverting amplifier. This
response is known as the slew rate (SR) response and is
defined as the maximum rate of change of the output voltage
with respect to time. Figure 1-7 provides an effective model
for calculating slew rate limits for an inverting amplifier.
If the input to this amplifier is large enough to fully
switch the differential amplifer, then the current 2 1
-, is






















Figure 1-6 Large Signal "Slewing" Response Observed if
the Input is Overdriven
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I ;
Figure 1-7 Model for Calculating Slew Rate Limits
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Next, consider the small signal transconductance of the
input stage, gm = I,/V.. It follows that that the output






























The above relationship is extremely useful. It shows that
for a given GBWP , to , the slew rate is determined totally
by the ratio 1-,/gm.. . Since go is the point where excess11 u r
phase begins to guild up, and since it is limited by
28
technology rather than by circuit limitations, the only
effective way to increase SR is to increase this ratio
[Ref. 3].
Full-power bandwidth may be defined as the maximum
frequency at which the full output swing can be obtained
without distortion [Ref. 4], If the output signal of an OA
circuit is equal to V =V sincot, thenH op'
dV
O T7
















From the relationship above it can be seen that SR and power
bandwidth are related by the inverse peak of the sine wave,
V . Figure 1-8 shows the distortion which results if an
P
attempt is made to amplify a sine wave with oj>co . Inr J max
practical terms this means that for an LM741, whose maximum
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Figure 1-8 Slew Rate Limiting Effects on Output
Sinewave that Occur if Frequency is
Greater than Power Bandwidth
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the maximum undistorted output frequency for a 10 volt peak
output, the power bandwidth, is
r: SR 0.66x10 , n , e . „f = * = _ i n = 10.66 kHzmax
2 v
2ttx10
This is a relatively low frequency compared with the
bandwidth available using the 741 OA and clearly indicates
the need for a higher slew rate OA.
E. METHODS FOR INCREASING SLEW RATE
Several methods have been utilized to improve the slew
rate performance of operational amplifiers and are presented
below.
1 . Increasing the Ratio I /gm
From the previous section, equation (8) shows that
the slew rate of an OA can be improved by increasing the
ratio I,/gm . One way to do this is by the addition of
emitter degeneration resistors in the input stage, as shown
in Figure 1-9. It can be shown that the slew rate can be
increased by a factor of (1 + gm R / 2) [Ref. 4]. This
effect can be observed in the LM 118, where a twenty-fold
increase over similar OA ' s with no emitter resistors is
achieved. There are problems associated with this method
however. Unless the resistors are extremely well-matched,
they contribute to increased input offset voltage and drift.
Additionally, the thermal noise of the resistors degrades
noise performance of the OA.
31
Bias /,
Figure 1-9 Inclusion of Emitter Degeneration Resistors
in the Input Stage of Typical OA in Order
to Improve the Slew Rate
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2 . Utilizing Field Effect Transistors ( FET ' s)
The FETCJFET or MOSFET) has considerably lower
transconductance than a bipolar device. Utilizng FETs in
the input stage of an OA makes use of this normally
considered "poor" feature of these devices and provides
slew rate enhancement of the amplifier. This enhancement
results from an adjustment of the ratio of equation (8).
Figure 1-10 shows a model with JFETs in the input stage.
It can be shown that the JFET slew rate is greater than
that achieved by utilizing Bipolar Junction Transistors
~ Vi(BJTs) in the input stage by a factor of ~ , , = J,—
*
,
^ to J ( 2kT/q )co '
^ u
where co . and co are the GBWPs for the JFET and BJT amplifiers,
j u r >
respectively, and V is the JFET threshold voltage. Thus,
for a JFET threshold voltage of Vm = -2v and co . - co , a slew° T j u
rate increase of a factor of 40 can be achieved by use of
JFETs in the input stage instead of BJTs. Further, if JFETs
are substituted for all the slow pnp transistors of the OA
circuit, GBWPs of a factor of ten times greater than that
obtained by the use of BJTs are realized [Ref. 6], From
the relationship given above, the improvement factor in
slew rate that can be obtained by substituting JFETs for
BJTs can be approximated as
10
= 446










Figure 1-10 An 0A Input Stage Using P-channel JFETs
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Although this seems to offer an attractive method of slew
rate enhancement, it is known to have an offset increase
of three times greater than that of a BJT CRef. 7].
3 . Increasing the OA GBWP
For an OA with a simple differential input stage













From this expression it can be seen that the slew rate of an
OA with a simple differential input stage is a function of
oo and some constants. Thus slew rate can be increased by
u
increasing the corner frequency, but problems with excess
phase can result unless an extremely good design is
utilized. Although some good results have be obtained,
35
it is questionable whether the difficulty of building such
an OA is worth the improvement in slew rate achieved.
4 . Increasing the Charging Current
This method of slew rate improvement results from
an increase in charging current available to the
compensating capacitor through alternative paths in the
input stage. This method also finds limited application due
to an increase in the offset voltage encountered.
E. CONCLUSIONS
This chapter has outlined some of the limitations
associated with state-of-the-art OAs , including frequency
dependent bandwidth, as well as speed and accuracy
constraints. Methods to improve the OA bandwidth have
been said to be deficient due to practical and/or economic
considerations. It was shown that the current methods for
slew rate enhancement result in an increase in offset
voltage, as well as some degradation in noise performance
in the case of the emitter resistor method. This research
proposes the Composite Operational Amplifier (CNOA) as a
unified approach to overcoming the limitations imposed by
state-of-the-art Operational Amplifiers.
36
II. GENERATION OF AN OP AMP MODEL
A. BACKGROUND
Investigating the characteristics of the Composite
Operational Amplifier (CNOA) by computer simulation required
development of a single OA basic building block model. The
OA selected for this model was the LM7M-1. It was felt that
this OA possesses the characteristics and degree of
sophistication necessary to accurately and completely
examine the operation of the CNOA. A schematic of the
particular 741 selected is shown in Figure 2-1. The 741
was modelled using the computer program SPICE (Version 2G)
which is resident on the IBM 3033 System.
B. THE SPICE PROGRAM
SPICE is a general-purpose circuit simulation program
for linear AC, non-linear DC, and non-linear Transient
Analyses [Ref. 8]. It is used extensively in the private
sector as an analog and digital design tool. Circuits may
be modelled which contain resistors, capacitors, inductors,
independent voltage and current sources, dependent sources,
and the four most common semiconductor devices: diodes,
BJTs, JFETs, and MOSFETs.
Specific capabilities of SPICE which were particularly




























The AC analysis capability of SPICE computes the AC
output variables as a function of frequency. Initially, the
DC operating point of the circuit is computed and the
linearized small-signal models for all of the non-linear
devices are created. The linearlized circuit is then analyzed
over a user specified range of frequencies. The listing file
for the SPICE program contains the DC nodal voltage values
for the initial small signal bias solution, and if requested,
a listing and plot of output values may be obtained. The
AC analysis capability found specific application in
determining OA and CNOA frequency and phase responses.
2 . Transient Analysis
The transient analysis capability of SPICE computes
the circuit response to a particular input over a user
specified period of time. The initial transient conditions
are automatically computed and are available in the listing
file. Transient response data together with a plot of that
data are available if requested. The transient analysis
capability found specific application in determining OA and
CNOA slew rate response.
3 . DC Analysis
The DC analysis capability of SPICE automatically
determines the linearized, small-signal model for non-linear
devices if an AC analysis is requested and automatically
determines the initial transient conditions if a transient
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analysis is requested. DC transfer curves may be generated
by stepping an independent voltage source over a user
specified interval. These curves and their associated data
may be printed in the program's listing file if requested.
The DC analysis capability found specific application in
determining OA and CNOA offset characteristics as well as for
circuit analysis. Detailed DC circuit analysis was greatly
assisted through the use of ammeters in the circuitry.
The procedure for utilizing SPICE on the IBM 3033
system is relatively simple. First, a program is created
in XEDIT utilizing the procedures of the SPICE Manual. Once
the file is created SPICE may be entered by using the
following commands
:
CP LINK 0166p 191 192 rr
ACCESS 19 2 B
EXEC SPICEIT filename filetype
The file produced as a result of the execution of the above
sequence is identified as RESULTS LISTING and may be used to
analyze the circuit configuration.
C. OPERATION OF THE LM741
This section describes the operation of the OA selected
as the simulation model and utilizes the schematic of
Figure 2-1. This discussion follows that by Sedra [Ref. 9],
The circuit is designed with IC considerations in mind, that
is, it utilizes a large number of transistors, relatively
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few number of resistors, and only one capacitor. These
characteristics are dictated by limited silicon area, ease
of component fabrication, and the quality of fabricated
components. The OA normally operates with VCC=VEE=15V,
however, it may operate at much lower voltages and still
perform acceptably. Each section of the circuit and its
basic operation are described below.
1 . DC Bias Circuitry
The reference bias current for the OA, I , isKh r
generated in the branch consisting of transistors Qll and
Q12 , together with resistor R5 . The bias current for the
first stage is generated in the collector of Q10 through the
current mirror formed by Q10
,
Qll, and R4 . Transistors Q8
and Q9 also contribute to the biasing process. I D tt? provides
current to the double-collector lateral pnp transistor
Q13/25. Transistors Q12 and Q13 form a two-port current
mirror. The output from the collector of Q13 provides bias
current to the output stage and the output from the collector
of Q25 provides bias to Q17 . Transistors Q18 and Q19
establish VRF voltage drops between the bases of the output
transistors Q14 and Q20.
2 . Input Stage
The input stage consists of transistors Ql through
Q7 , with biasing performed by Q8, Q9, and Q10. Transistors
Ql and Q2 act as emitter followers and establish a high
amplifier input resistance, as well as delivering the
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differential input to the amplifier formed by Q3 and Q4.
Transistors Q5, Q6 , and Q7, together with resistors Rl , R2 ,
and R3 form a load for the input stage. The output of the
input stage is taken from the collector of Q6 . The tran-
sistors Q3 and Q4, in a common-base configuration, provide
the OA with the ability to swing between positive and




The intermediate stage of the OA consists of
transistors Q16
,
Q17 , and Q25, together with resistors R8
and R9 . Transistor Q16 acts as an emitter follower
amplifier which gives the stage high input resistance, thus
avoiding loading of the input stage. The high gain of the
stage is accomplished without using a large load resistor,
through the use of Q17 with an active load formed by Q25.
Capacitor C is connected in the feedback stage to provide
frequency compensation using the Miller compensation scheme
Capacitor C gives OA a dominant pole at approximately 5 Hz
Pole splitting causes the other non-dominant poles to be
shifted to much higher frequencies and results in a uniform
-20dB/decade rolloff and a GBWP approximately 1 MHz.
4 Output Stage
The purpose of the output stage of the OA is to
provide the amplifier with low output resistance and to
supply large load currents without dissipating unduly large
amounts of power in the IC. The output stage is a Class AB
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output stage consisting of Q14 and Q20. This provides
greater efficiency than an emitter follower stage would.
Transistors Q18 and Q19 provide bias for the output stage.
Transistor Q2 3 acts as an emitter follower, which minimizes
the loading effect of the output stage on the second stage.
5 . Short Circuit Protection
Short circuit protection in the LM741 is provided by
transistors which conduct only if large amounts of current
are drawn by the load. This would happen if the output
terminal is short-circuited to one of the supply terminals.
The short circuit protection circuitry consists of
transistors Q15
,
Q21, Q22, and Q24, together with resistors
R6 and R7
.
D. GENERATION AND VALIDATION OF THE MODEL
A SPICE program was written utilizing the schematic of
Figure 2-1 and the program is shown in Appendix A. Transistor
parameter values for the 7 41 were determined from the
literature [Refs. 9, 11], although most transistor values
were not available and were allowed to default to SPICE
assigned values. Nodes were added and node numbers were
changed to accommodate the various configurations used in the
research. Various analyses of the basic model were
simulated and the results are summarized in Figure 2-2.
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Figure 2-2 Results of Analysis of LM741 Computer Model
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1. The basic circuit was configured as both a
positive (non-inverting) and negative (inverting) finite
gain amplifier, with gains of k=10 and k= -10,
respectively. An AC analysis of these amplifiers was
performed by SPICE. The results showed a GBWP of 0.9 MHz
and a constant -20 dB/decade rolloff. The output voltage
agreed with theoretical values (i.e., V T (dB)=201og(V „))
and the proper phase response (showing a 4-5 degree phase
shift at the dominant pole) was observed. Figure 2-3
shows schematics of the circuits used in these analyses
and Figures 2-M- and 2-5 show the results. Appendices B
and C show the programs used to generate these results.
2
.
A transient analysis of both the inverting and non-
inverting amplifiers was simulated in a unity gain
configuration. A large signal pulse (-5.0 to +5.0 volts)
was input and a slew rate of +_0.615 v/usec was observed.
This value is representative of a typical LM741. Some
difficulty was encountered with the model at this point and
should be mentioned. An unexplainable voltage spike was
observed at the beginning of the leading edge of the response
pulse for each configuration. Figure 2-6 shows this
situation for the non-inverting configuration and Appendix D
contains the computer program used to obtain these results.
It is believed that this was due to the interaction of the
specified values of the transistor junction capacitance









Figure 2-3 Schematics for Circuits Used for Frequency








Figure 2-4 Frequency and Phase Response Curves for the
Basic Model in an Inverting Configuration
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Figure 2-5 Frequency and Phase Response Curves for the















Figure 2-6 Slew Rate Results of Non-Inverting Configuration
with Junction Capacitances Included in the
Basic Model (Large Signal Response)
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assigned by the system. These capacitances were included
in the model in an effort to introduce the appearance of
the second pole (which was never achieved) . These
capacitances were removed for all other slew rate analyses
and the simplified model operated satisfactorily for
these analyses. The model which contained the capacitances
operated satisfactorily for all other analyses. The slew
rate response curves are shown in Figure 2-7. Appendix E
shows the programs utilized to obtain these results.
3. An AC analysis was performed to determine the
open-loop gain of the model. A large resistor (93,600 kft)
was used in the feedback path of a non-inverting amplifier
configuration to simulate an open-loop situation. An
open-loop gain estimate of 93,600 was obtained with the
dominant pole appearing at 10.5 Hz. These values are
considered to approximate those of an LM741. Figure 2-8
shows the plots of the results of this analysis and
Figure 2-9 shows a schematic of the circuit used. Appendix
F contain the program used in the analysis.
4-. A DC analysis was performed to determine the
collector currents of selected transistors in the model.
Simulated and theoretical results compared very closely, as
shown in Figure 2-2. Appendix G contains the program used
in the analysis and Figure 2-10 shows a schematic of the
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Figure 2-9 Schematic of Circuit Used for Open Loop
Frequency Response Analysis
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Figure 2-10 Schematic of Circuit Used for DC Analysis of









Figure 2-11 Schematic of Circuit Used for DC Analysis of
Basic ModeKfor Offset Analysis)
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5. A DC analysis was performed to determine the voltage
and current offset of the model. The offset of this model
was slightly better than that of a typical LM741, probably
owed to the fact that matched transistors were used for the
input stage transistors, something that is not usually
achievable in the real world. Figure 2-2 shows the results
of the offset analysis. Appendix H shows the program used
to generate the results and Figure 2-11 shows the schematic
of the circuit used in the analysis.
E. CONCLUSIONS
Based upon the results obtained from the analyses of the
basic computer model, the model was considered to closely
simulate the characteristics of the LM741 and was
considered suitable for use in studying the characteristics
of the Composite Operational Amplifier (CNOA). The
difficulties encountered in the slew rate analysis were
not considered severe enough to limit further study of the
CNOA. Efforts were made to obtain a full set of SPICE
parameters from various sources, however this was found to
be closely held data and the efforts were to no avail.
As such, most transistor parameters was allowed to
default to SPICE assigned values. The combined effect of
these values and the high degree of complexity of the
basic model was believed to at times cause problems in
analysis of circuits , specifically the DC analysis of the
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circuits would not converge and thus the intended analysis
could proceed no further. Despite these types of problems,
SPICE most generally performed adequately.
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III. THE COMPOSITE OPERATIONAL AMPLIFIER
A. BACKGROUND
Chapter I discussed the limitations of state-of-the-art
Operational Amplifiers (OAs) in terms of their bandwidth,
slew rate and offset and iterated methods for improving their
performance. This chapter presents the Composite
Operational Amplifier (CNOA) as an alternative to overcome
the limitations imposed by these methods. The concept of
nullator-norator pairing to generate then CNOA is presented
and the characteristics of the C20A as a finite gain
amplifier are studied through the use of computer simulation,
theoretical , and experimental results . The superiority of
the CNOA as an extended bandwidth (BW) amplifier with
improved slew rate and offset characteristics will be shown.
This research is limited to the C20A, however the general
results may be extended to the C30A and C40A.
B. GENERATION OF THE C20A
The realization of the C20A is based upon an application
of the concepts of nullators , norators , and nullors. The
nullator is defined as a theoretical one-port device which
will neither sustain a voltage or current (i.e., V =i =0).
The norator is defined as a theoretical one-port device
which will sustain an arbitrary voltage and pass an
57
arbitrary current which are independent of each other. A
nullator and a norator may be combined into a two-port
device , with the nullator as port 1 and the norator as
port 2, to create a nullor [Ref. 12]. Figure 3-1 shows a
schematic of an a nullator, a norator, and an OA in its
nullor representation. A nullator-norator equivalent
network consisting of n nullators and n norators yields n!
equivalent networks [Ref. 2: p. 13]. So, for a nullator-
norator network consisting of two nullators and two norators
there exists two nullor equivalent networks. This is
depicted in Figure 3-2 . Each of the two networks shown can
be arranged as in Figure 3-3 and thus a nullor equivalent
network consisting of two nullors corresponds to four
physical networks.
Utilizing the above concepts the C20A may now be
constructed by combining a second amplifier of gain H with a
single OA. This network corresponds to a nullor. Figure
3-4 shows an example of this pairing. If possible pairings
of these two amplifiers are considered, i.e., if the OA and
the nullor are combined in every possible manner, there are
a total of 192 networks. Of these, 136 represent actual
nullors, that is, the elements of signals can assume
arbitrary values. The resulting C20As are examined in
accordance with the following criteria [Ref. 2: p. 18].
1. They must satisfy the necessary (but not sufficient)
conditions for stability. This is realized if the
58
V









The Nullator The IJorator
The OA (VCVS) Nullor Representation




























































(Two Alternative Physical Circuits)
Figure 3-3 Replacement of Nullors by Physical Networks
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Figure 3-4 An Example iJetwork for Generating a Composite
Operational Amplifier Using Two Single OAs
(C20A)
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denominator of the inverting and non-inverting open loop
gain equations have no change in sign.
2. They must not require single OAs with matched GBWPs
and must have low sensitivity with respect to their components
This is achieved if none of the coefficients in the open
loop gain equations are realized by differences.
3. No right-hand S-plane ( RHS ) zeroes due to a single
pole should be allowed in the closed loop gain equations of
the C20A's (for minimum phase shifts).
M- . The external terminal performance should be the
same as that of the single OA.
5. The actual transfer function relationship should
indicate an extended useful frequency operation.
6
.
There should be minimum gain and phase deviation
from ideal
.
Four of the 136 C20As examined for acceptable performance
in accordance with the above criteria were considered
satisfactory. These configurations are shown in Figure 3-5.
The alpha (a) shown in that figure is the ratio of the
resistors which connect the single OAs. The same basic
approach shown here can be used to generate the C30A and C40A.
It was shown in Chapter I (equation (1)) that the
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Equation (2) from Chapter I gave the GBWP of a single OA as
co = A co (2)
u o m
From equations (1) and (2) above, the open loop gain of the
single OAs utilized in constructing the C20As can be
written as








1 CO • + S S + CO .
mi mi
where A . , co . , and co . are the DC open loop gain, the 3 dB
oi mi ui r r to
bandwidth, and the GBWP of the ith single OA , respectively.
The input-output relationship for the C20A has the
general form V =V A . (s) -V, A, . (s) , i=l to 4. The development& ox a ai b bi
of the input-output relationship for the C20A2 of Figure 3-6
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IFigure 3-6 C20A2 Utilized to Derive the Open Loop
Input-Output Relationship
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From Eqns . (4) and (5),







2 = T^ "»
Substituting eqn. (7) into eqn. (6) gives,
V
o
V = (V -V K )A 1 A _(-2_)A_ (8)o a b 1 2 1+a 2
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2
+(l+a) (9)
Similar analysis may be utilized to develop the input-output
relationships for the other three C20As.
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and the C20A2 in an inverting amplifier configuration with
V =0, the dc gain for the C20A2 is given by
a
A0C2 = 1 ° U+cO/A " V 1+a) fOT d +a)«Ao (10)
o
From (1) it can be seen that the C20A2 has a single pole
roll-off from go. /A to go./(1+cO, where the second pole
1 o 1 ' r
occurs. As a increases, the dc gain increases while the
second pole frequency decreases. Similar analyses may be
performed to derive the dc open loop gain equations for the
other three C20As under consideration.
C. THE C2 0A AS A FINITE GAIN AMPLIFIER
Finite gain amplifiers find use in a wide variety of
applications including active filters, instrumentation, and
oscillators. In Chapter I the concept of an ideal OA was
discussed and it was shown that in practice the amplifier
circuits which are realized through the use of OAs do not
operate in an ideal manner , but are frequency dependent
.
Further limitations in the BW are imposed by the use of
passive components in the active circuits, and efforts to
minimize the effects of the passive components have proven
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to be less than acceptable. These efforts have included
use of passive and active compensation, as well as actually
utilizing wider BW OAs . Each of these methods and their
associated problems were discussed in Chapter I. This
section shows the use of the C2 0A as the active element
in the finite gain amplifier and its superiority to previous
methods utilized to overcome the non-ideal characteristics
of the OA.
Equation (5) from Chapter I shows that the BW of a
finite gain amplifier shrinks by a factor of 1/k relative
to its unity gain BW(co ). If two OAs are cascaded in aj to
u
finite gain amplifier configuration with an overall gain of
k, it can be shown that a BW shrinkage of 0.6 4//k is
experienced, assuming each amplifier has a gain of /k.
This bandwidth shrinkage factor results from the following
[Ref. 133:
f
J± =/ 2 1/n -l
m
where f is the total GBWP for the two identical stages,
m
and f is the GBWP for a single stage. For two cascaded
m to &
stages, n=2 , so f = .64 f . Since f for an inverting&
'
' £ m m m &
amplifier is .— (Eqn. (5), Ch . I), then, for the^ gain ^ ' ' '






Finite gain amplifiers in either a C20A1 or C2 0A2
configuration will be shown to have a BW shrinkage factor
of — for Q=0.707 and somewhat greater than l//k for
Q=l(k>>l). Figure 3-7 shows a comparison of the frequency
response of a single OA , a cascaded pair of OAs , and a
C20A1 in a finite gain inverting amplifier configuration.
The responses seen in that figure approximate the
bandwidth shrinkage criteria previously given. The
bandwidth extension advantage gained by using the C2 0A is
evidenced. An additional feature of the C20A is that it
requires only two accurate gain determining components vice
four for the cascade realization. The computer programs
used to generate the results in Figure 3-7 are contained
in Appendices B, I, and J, and the schematics of the
circuits utilized to produce those results are shown in
Figure 3-8
.
Figure 3-9 shows the input-output relationships for the
four C20A configurations. For illustrative purposes, the
derivation for the relationship given for the C20A1 is
shown here. Figure 3-10 shows the circuit under consideration
The basic input-output relationship for the A2 OA is
given as
























Figure 3-7 Computer Results Frequency Response of Single



























Schematic Diagram of Circuit Used to Generate
the Results of Figure 3-7
72
— i
•a — 1 — 1 r» — 1 r« c





i a uQ. o -* a U * M X c3O" +
1
+, + + F— 3 4- t- 3f^ *—» fN ^^ Lt


































*^^ ^^ ^-^ ^—*, 1
• oi a. «4 O. n a. >M a.
l/t 3 3 3 3e
«4 « N (4




^mt / \ 'S catC •* + ¥ + mt -e> / <Z \ ^ **
•*~ 3 3 / O \ " ^n
ITS — — ^^ ** ^^ "«» ^—», / CM \ (—
cj iq <•) a. ^~ Q. F™ a. to a. /+ u i \








-* a. < 0Q»• 3
"•• *^
-^ <^^ -^ J«c oo i/> U1 u> 4-
u.












• «-» ,-^ ,—
»
^^M (M Q. <-< Q. n a. «i a. <C 3 3 3 3
1_ C4 d CM 14
t— WO <•) </> lO J
c p.! ^ / \
<"
- + 3 + 3 + /< \ <. ozro — *^» / o \ ^ -^O rg ^™ ^m^ p^ * "s «/> ^^ on -—
*
/ C\J \ >*~ a. a.
-t- a. Q. /+ LJ 1 \ 1 .^0* — cr cr pw* cr a Cr K-4-) a. a. IM,^ CL 4- C^



















1— »— f— t—
«c I
CM
* " *rO <C <: <c i ,CM o o O o









































































A (V -V ) = V
1 1 2 3

















o AA (I>a) <">
Now considering the currents for the external loop,
V -v T , r v -V TUo IN 1 IN
(H-k)R' R f
which gives
_2 IN - v(1+k) ~ V l
but from ( 14)
,







Usino; A . (from eqn. (3)), it can be easily shown thatto oi s ^ J
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The general input-output relationship for this second
order circuit may be given as,
^ -" =£ (16)
IN
1 + s/Q a) + s 2 /w 2
P P P
Then for (15) and (16) to be equivalent for the C2 0A1 the
following relationships must hold:
/ %1%2W
p V (1 + k)
(1+a) / jnl
P /1+k / %2
The above two relationships of the four C2 0A configurations
are shown in Figure 3-9.
Each of the transfer functions shown in Figure 3-9 has
the form
H = H. • ^ (17)a l D
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1 2 s p
x
p p
From the above it can be seen that N/D determined the
amplitude and phase deviation of H from H. and b, and b„
a l 1 2
determine the stability of H . Also to , co , and Q are seenJ a z p ' x p
to be functions of the circuit parameters co
, co ? ,
and a.
Low sensitivity of H , (o , d) , and Q to the circuitJ a ' z p ' x p
parameters is guaranteed since in all of the transfer
functions neither the a nor the b coefficients are realized
through differences. Assuming a single pole model, the
fact that the b coefficients are always positive guarantees
the stability of the transfer function. It is observed from
Figure 3-9 that for the C20A1, a 5% mismatch in GBWPs of the
single OAs results in a change in co and Q of no greater
P P
than 2.5%.
The necessary and sufficient conditions for the stability
of the C20A1 through C20A4, when considering a two-pole 0A






From equation (17), it is desirable to choose a such
that co and Q result in an acceptable amplitude and phase
p p
deviation in H from H. , while at the same time satisfying
a 1 j <=>
the stability conditions given above. Figure 3-11 shows
the values of a required to give a Q = 0.707 (maximally
flat) and Q =1. Applying the results of the necessary
and sufficient stability considerations to each of the
C20As shows that the optimum configurations from both the
stability and BW standpoint are the C2 0A1 and C20A2
designs
.
D. SIMULATION RESULTS FOR THE C2 0A FINITE GAIN AMPLIFIER
The previous section showed theoretical relationships
associated with the use of the C20A as a finite gain
amplifier. Figures 3-12 and 3-15 show computer simulation
results for the frequency response of the C20A used as a





































































































































Figure 3-12 Frequency Response for C20A1 Inverting
Amplifier and Circuit Schematic (k= -10)
aH
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Figure 3-13 Frequency Response for C20A2 Inverting















Figure 3-14 Frequency Response for C20A3 Inverting




Figure 3-15 Frequency Response for C20A4 Inverting
























Figure 3-16 Comparison of Frequency Response for C20A1
and Single OA in Inverting and Non-Inverting
Configurations (k= 10)
the differences between the frequency response of the
C20A in the inverting and non-inverting configurations.
These differences are caused by the introduction of a zero
in the non-inverting configuration. The transfer function
of Figure 3-9 for the C20A1. shows this fact. The
programs contained in Appendices J through M were used to
produce Figures 3-12 through 3-16.
The results shown in Figure 3-12 are analyzed below to
show the comparison with the theoretical results obtained in
the previous section:
1. The output amplitude at low frequencies corresponds to
that given by a single OA , i.e.,





The value of a required for maximum flatness is seen
to be 1.35. This corresponds to the theoretical value
given by the formula o f F igure 3.9, i.e.,
q , 0.707 = U^Stl/ A ( u = u )
p /irio 7 w l 2 1
which gives a=1.35.
3. The oo for Q =1.0 corresponds to the theoretical
P P
value given by the equation of Figure 3-11, i.e.,
oj, co 9 oj .
w r/ 7-ttt-t = — = 1.705 MHz
P U + k) /1 + k
5
which gives f = 2.71 x 10 .
P
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4. By using a=1.35 (max flat), an additional BW extension
is observed, i.e., f =3.15 x 10
,
which is 3.5X greater
than that of a single OA.
The results for the other C20As may be analyzed as
above and are shown to correspond to the theoretical
results of the previous section. Based on the frequency
response for the C20A3 and C20A4, together with the
stability considerations given in the previous section,
these two configurations seem to have limited application
as finite gain amplifiers. The C20A3 has been shown to
perform well as an inverting integrator [Ref. 2: p. 62].
Chapter IV of this paper will show the use of the C20A3
and C20A4 in active -RC filters.
The C20A 1 was further utilized to demonstrate the low
sensitivity and high degree of stability of the composite
configuration. Figure 3-17 shows the effect on bandwidth by
varying the gain of both the C20A 1 and the single OA. It
is observed that for both of these amplifiers as k increase,
BW decreases. The bandwidth shrinkage, however, is seen to
be much greater for the single OA. Figure 3-18 shows the
effect of varying power supply voltage on the C20A1 and the
single OA. It can be observed that for decreased power
supply voltages, the C20A1 continues to perforin better
than the single OA. Finally, the good stability of the
C20A1 can be observed from the results of Figure 3-19,
where the resistor-ratio was varied by +5% and the effects














Figure 3-17 Effect of Varying Gain for Single OA vs
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Figure 3-19 Effect of Resistor-Ratio (a) Variation by +5%
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simulation results it can be seen that a significant BW
extension over the single OA is attained by the of a C20A.
Additionally, the C2 0A performs at least as well as the
single OA with respect to sensiyity to circuit element
values, power supply variations, stability, and versatility.
The results discussed in this paragraph can be duplicated
by modification of the appropriate parameters in the
program of Appendix L.
E. SLEW RATE AND OFFSET ANALYSES
Chapter I discussed the methods which have been utilized
to improve the slew rate (SR) of the single OA , as well as
the limitations inherent to these methods. In each of the
methods presented, an increase in SR of the OA resulted
in an increase in offset voltage. This section will show
how the C2 0A can be employed to overcome this effect. The
analyses of this section combine computer simulation,
theoretical, and experimental results. The slew rate
analysis of the C20A will show that its slew rate is
determined by the slew rate of the output OA (A2) and the
offset analysis of the C20A will show that its offset is
determined by the offset of input OA (Al) . Finally, it will
be shown how these two features can be combined to produce
a high speed, high accuracy Operational Amplifier.
To simulate the performance of OAs to prove the
assertion above required the design of single OAs with
90
different slew rates. This was accomplished by varying
the value of the compensating capacitor in the basic LM741
model. The computer program of Appendix E with Cl=10pf,
20pf, and 30pf was used to simulate the different slew
rates. The computer simulation results of this effort are
shown in Figure 3-20. It can be seen that the slew rate
of the single OA may be enhanced by decreasing the value of
the compensating capacitor. The OAs #1 and #3 were selected
to be used in the C20A. The four possible combinations of
these two OAs were considered in the C2 0A 1 inverting
amplifier configuration and the simulation results are shown
in Figure 3-21. It can be seen from these results that the
output 0A(A2) is the OA which controls the slew rate of the
composite configuration. It is noted that when a slow OA
and a faster OA are combined, with the faster OA as Al , that
an overshoot exists. Figure 3-22 shows that the amplitude
of this overshoot can be adjusted by adjusting a. The
program of Appendix N was utilized to obtain these results.
This slew rate analysis was then repeated experimentally
and the results are shown in Figure 3-23. From both the
computer and experimental results it can be seen that the
slew rate of the C20A is controlled by the output OA (A2)
of the configuration.
The above results can also be easily proven by applying
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Figure 3-23 Experimental Results of C20A1 Slew
Rate Analysis
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Combining eqns . (18) and (19) above gives




The result of equation (20) can be applied to the C20A1 of
Figure 3-22 and an interesting conclusion is found. First
assume that the slew rates of Al and A2 are equal. Since
it can be easily shown that the voltage at the output of
A2 is much larger than that at the output of Al, it is
clearly seen that the maximum frequency according to eqn . (20)
will be determined by A2 . Then by using a high slew rate OA
in place of A2 will allow the C20A to work at a much higher
frequency, with very little effect due to the dlew rate of
Al. The result will be a high slew rate C20A with speed as
fast as the speed of A2 . This result agrees with the
simulation and experimental results achieved earlier.
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Figure 3-24 shows the theoretical offset relationships
for the C20A. From these relationships it can be seen
that the offset voltage of the C2 0A is determined primarily
by the offset voltage of the Al amplifier. For purposes
of illustration, the derivation of the relationship for the
C20A4 is shown below. Figure 3-2 5 shows a schematic of
the circuit under consideration.
Since
,






























































Figure 3-24 Effect of Individual OA's Offset Voltage on
the C20As Input Offset Voltage
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|C20A4"> o
Figure 3-25 Schematic for C20A4 Used to Derive Offset
Voltage Relationship
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Jut , V_ = V rrr: and V _,- for the circuit is V„, so,





To perform an offset voltage analysis to demonstrate the
validity of the assertion that the offset voltage of the
C20A is determined by the offset voltage of the Al OA
required the design to two OAs with different offset
voltages. One of these two OAs used was the basic LM741
model. Its voltage offset was found to be 0.15 mV . A second
model was created by using resistors in the emitters of the
input stage transistors Ql and Q2 . Its offset was found to
be 0.916: mV. The program of Appendix was used to obtain
these results. The four possible combinations of these two
OAs were then considered in a C20A3 inverting amplifier
configuration. The results of a computer analysis of this
configuration are shown in Figure 3-26. It can be seen from
these results that the offset of the C20A3 is controlled
by the offset of the Al amplifier. Appendix P shows the
computer program used to generate these results.
Finally, an experiment was performed in the laboratory
to show that a high speed, high accuracy OA could be
produced by combining the best characteristic of two seperate
OAs. A high speed OACHA-2525) and a high accuracy OA(HA-5170)
were combined in a C2 0A4 configuration. The experimental
results are shown in Figure 3-27 and conslusively support the
hypotheses previously proven.
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Figure 3-27 Experimental Results for C20A4 with a High
Accuracy OA and a High Speed OA
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F. CONCLUSIONS
The C20A has been shown to be a superior extended
bandwidth Operational Amplifier. In addition to its
extended bandwidth characteristics it has been shown to
perform with a high degree of stability and low sensitivity
to circuit element variations. It overcomes the disadvantages
imposed by previous methods of active and passive compensa-
tion to extend the frequency dependent bandwidth.
Additionally, the C20A has been shown to overcome the offset
problem associated with attempts to enhance the speed of
the OA. It has been verified by computer simulation,
theoretical, and experimental results that a high accuracy,
high speed OA can be produced by using the C20A. These
results are better than those offered by state-of-the-art
designs. An additional advantage of the CNOA is that it
may be implemented using current technology. Although
this chapter has considered only the C20A, the results
may be extended to the C30A and C40A.
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IV. USE OF THE CNOA IN ACTIVE-RC FILTERS
A. BACKGROUND
It has been shown in Chapter III that the CNOA provides
an Operational Amplifier with far better characteristics
than the single OA , namely, extended bandwidth, lower
sensitivity to circuit element variations, better
stability, and the capability to achieve a realization
with both high speed and high accuracy. This chapter will
show the application of the CNOA to active-RC filters.
Many different technologies exist for realizing filters.
Perhaps the oldest of these is where inductors, capacitors,
and resistors are used in a passive RLC network. The major
drawback of this is that in low frequency applications
(dc to 100 kHz), inductors are extremely bulky and their
non-ideal characteristics greatly hinder the filter
performance. Further, inductors have the added disadvantage
that they cannot be fabricated utilizing IC technology. The
RC filter provides an alternative to this filter containing
an inductor. The simple RC filter is realized through the
combination of a resistor and a capacitor. The selectivity
of this filter is limited, however, since its poles lie on
the negative real axis in the s-plane. Utilizing active
components in this filter can improve the selectivity of
this filter by moving the circuit poles from the axis to
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complex locations in the s-plane [Ref. 14]. This chapter
will consider CNOAs as the active elements in these
"active-RC" filters. Specific filters which will be
considered are the Multiple Feedback (MFB) Biquadratic
(BIQUAD) Filter and the Generalized Immittance Converter (GIC)
B. THE MULTIPLE FEEDBACK (MFB) BIQUAD FILTER
The MFB Filter considered here utilizes a single OA and
is shown in a Bandpass (BP) configuration. Figure 4--1 shows
a schematic diagram of this filter. The BP transfer function
of this filter is given by the following expression
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Figure 4-1 The MFB Single-BIQUAD BP Filter Using a C20A1
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BW = 3u) //1+k
o
where cu is the filter poles resonant frequency and Q is the
quality factor.
Figures 4-2 , 4-3 , and 4-4 show computer results for the
freqyency response of an MFB using both the single OA and a
C20A 1. The schematic of Figure 4-1 was used in the design
of these filters. The design center frequencies of the
filters shown are 6.25 kHz, 40 kHz, and 100 kHz, respectively
Additionally, the filter for each design f is plotted using
ideal OAs for the C20A 1. It should be noted that for the
C20A the resistor-ratio, a, can be used to control the
amplitude and the transfer function at resonant frequency
of the filter, as well as the quality factor Q . The
effects of adjusting a are shown in Figure 4-5 for a design
of f =60 kHz. Figure 4-6 shows the effects on the C20A 1
o to
response caused by a +_5% resistor-ratio variation (small,
as compared to the variation used to adjust f ) andJ o
Figure 4-7 shows the effects of power supply voltage
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Figure 4-5 Frequency Response of MFB BIQUAD (f =60 kHz)




Figure 4-6 Effects of Small Resistor-Ratio
Frequency Response of MFB
(a) Variation on








25.0 30.0 35.0 40.0 15
FREQ (KHZ)
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Figure 4-7 Effects of Power Supply Voltage Variation on
Frequency Response of MFB BIQUAD (f =40 kHz)
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that they appear as one curve in Figure 4-6. Figure 4-8
shows the comparisons of Q and f variations from design
from the C20A1 vs. the single OA. Appendices P, Q, and R
contain the computer programs used to generate the results
obtained in Figures 4-2 through 4-8.
An analysis of the computer results for the MFB BIQUAD
shows the following:
1. The C20A1 corresponds much closer to the ideal
response than the single OA in all cases. At the lower
frequencies the C20A1 very closely approximates the
response of the ideal case.
2. The actual quality factor (Q ) and resonant frequency
(f ) are very close to design for the C20A1.
3. The C20A1 displays a low sensitivity to variation in
circuit elements.
4. The C20A1 is shown to operate acceptably with variations
in power supply voltage.
There was some discrepancy between the anticipated and
computer results for the single OA. It was envisioned that
the amplitude of the response for the single OA would drop
off at higher frequencies, but it was not the case. This
discrepancy also affected the C20A1 to a lesser extent,
but it is felt that the general results obtained were still
valid. It is believed that this discrepancy is due to the
high degree of complexity of the model utilized. The above
results demonstrate clearly the advantage of using a C20A






Figure 4-8 Comparison of Q and f Variations (vs. f ) for& v x p o o
Single 0A and C20A1 Used in MFB BIQUAD Filters
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C. HIGH FREQUENCY GENERALIZED IMMITTANCE CONVERTERS (GICs)
USING CNOA'S
It was mentioned in the introduction to this chapter that
the use of inductors in filters is impractical due to their
bulk and expense. One way to overcome this problem is to
design and inductorless filter. One method is to simulate
the LC network associated with a filter through use of the
active-RC filter. One of the promising designs that can
affect this simulation is the Generalized Immittance
Converter [Ref. 15]. This design maintains a low
sensitivity to circuit element variations and possesses a
high degree of stability. The same bandwidth limitations
imposed by the non-ideal performance of the OA effect the
GIC. Once again, however, the CNOA provides an alternative
to help overcome this problem. A schematic for this
filter is contained in Figure 4-9.
To show the use of CNOAs in the GIC, the BP realization
of Figure 4-10 was selected. As shown, it utilizes a C20A3
as the Al amplifier and a C20A4 as the A2 amplifier.
Circuit parameters shown are for a design of f =20 kHz.
The computer simulation for this configuration is shown
in Figure 4-11. Also contained in that figure is the
response corresponds very closely to the theoretical
response. As was the case with the MFB- filter, a was
used to control f and the amplitude of the response of the
o
filter. Figure 4-12 shows the effect of a +5%
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Figure 4-11 Frequency Response of GIC BP Filter Using C20A4
and C20A3 (f =20 kHz)
o
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Figure 4-12 Effects of Resistor-Ratio Variation on Frequency
Response of GIC BP Filter (f =20 kHz)
o
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resistor-ratio variation on the response of the filter and
it can be seen from that figure that the filter is
relatively insensitive to those small variations. Figure
4-13 shows that the filter can operate acceptably with
lower than normal power supply voltages. The response of the
single OA used in place of the CNOA is this configuration
was not considered to satisfactorily represent the
situation and as such was omitted. The program of
Appendix S was utilized to produce the computer results
for the GIC Filter and the program of Appendix T was used




This chapter has shown the application of the extended
BW CNOA to active-RC filters. It has been shown that the
response of these filters very closely approximate the
ideal at low frequencies and that the filters are relatively
insensitive to small variations in resistor-ratio variations
and variations in power supply voltages. Further, it has
been shown how the resistor-ratio can be used to control
the resonant frequency and amplitude of the filters. These
filters represent but a small number of potential applications
for the CNOAs.
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1^.0 14.0 lfl.0 L'0.0
FREQ (KHZ)
L'll.O
Figure 4-13 Effects of Power Supply Variation on Frequency
Response of GIC BP Filter (f =20 kHz)^ o
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V. CONCLUSIONS
The objective of this research was to introduce a
unified approach to several of the problems associated with
Operational Amplifiers (OAs), namely, frequency dependent
gain, and speed and accuracy limitations. The method
introduced to solve these problems was the Composite
Operational Amplifier (CNOA), where N=2, 3 , or 4 single
OAs. This device is treated as a single OA and is shown
to possess the same versatility as the single OA. Its
characteristics have been shown to be superior to the
single OA and it has been shown to overcome the disadvan-
tages associated with previous attempts to extend BW and
improve slew rate. A combination of computer simulation,
theoretical, and experimental results were used to generate
the findings of the research.
Chapter I discussed the problems of the high frequency
rolloff of the OA and the limitations imposed in attempts
to improve slew rate. Chapter II introduces the model
utilized to generate the computer simulation results of this
paper. Chapter III discusses the generation of the CNOA and
contains the computer, theoretical, and experimental results
which demonstrate the superiority of the CNOA. Chapter IV
shows the application of the CNOA to active-RC filters.
123
Current passive and active compensation introduced to
minimize the high frequency rolloff problem of the OA have
been found to be in most cases impractical or not cost
justified. Furthermore, each of these methods was
introduced for specific applications and a general approach
for different circuit networks was not found. These
methods have included the introduction of passive components
to produce an amount of phase lead to compensate for the
phase lag due to the imperfect OAs , adding additional OAs to
a configuration, and the production of wider GBWP OAs. It
was shown theoretically and verified by computer simulation
that the C20A finite gain amplifier has a greatly extended
BW over the single OA , or cascaded stages of OAs.
Additionally, the C2 0A was shown to have a high degree of
stability and a low sensitivity to circuit element variations
when compared wifh the state-of-the-art designs.
It was shown that each of the common methods presently
available for enhancing slew rate contributed to an offset
problem. These methods included the use of JFETs in the OA
differential input stage circuitry, the inclusion of emitter
degeneration resistors in the emitters of the transistors which
form the input stage, increasing the OA GBWP, and increasing
the charging current available to the internal compensating
capacitor through alternative routes. The use of the C20A,
however, was shown to be a method whereby a high slew rate
could be attained with low offset voltage. This is
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accomplished by using a low offset OA as the input OA (Al)
of the configuration and a high slew rate OA as the output
OA (A2) of the configuration. The use of such different
OAs in constructing the CNOAs was possible due to the
fact that mismatching of individual OA's GBWPs is tolerable
in these proposed families of CNOAs . This provided an
excellent chance to construct composite OAs tailored to
certain unique specifications such as high speed and high
accuracy. These improved specifications were proven through
the- use of computer, theoretical, and experimental results.
An application of the CNOA was shown in active-RC filters
and it was demonstrated that these devices performed
considerably better with the CNOA than with the single. OA.
The computer model used to generate the computer
simulation results operated satisfactorily for most of the
research, however, some difficulties were experienced. As
noted, a problem with slew rate analysis was experienced
during verification of the basic model and then later a
problem with the response of a single OA in an active filter
configuration was experienced. Additionally, some
sensitivity of the SPICE Program to the method in which
values of components were input was experienced. Attempts
were made to adjust the system tolerance values, but were
to no avail. It is recommended that prior to further
research requiring OA circuit analysis an attempt be made
to obtain a full set of transistor parameters for inclusion
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in the SPICE program. Attempts to obtain a complete set of
parameters for specific OAs was not successful and as such
most values were allowed to default to system assigned
values. The lack of these parameters, coupled with the
high degree of sophistication of the model is believed to
have contributed to some of the difficulties experienced
with SPICE. Consideration should also be given to
utilizing a more simple model for the single OA. Finally,
it is recommended that the 2G Version of SPICE resident
on the IBM 3033, and utilized in this research, be compared
to later versions of the program to ascertain the extent
to which problems associated with the 2G Version hinder
circuit analysis efforts.
In conclusion, the objective of this research has been
met. The CNOA has been shown to be a unified approach to
overcoming the frequency dependent gain problem, the speed
problem, and the accuracy problem associated with the
Operational Amplifier. An added advantage of this device
is that it is fully compatible with state-of-the-art IC





PROGRAM FOR THE BASIC LM741 SIMULATION MODEL
J* "JU -JU %l» -J,» "JU- -*Ar -^r -J* -X- A» J* ~l* <JU «JU <Ar O^ *•.. -»** »l» J>- X- -Jrf- vl* -Jt» «JU iAr •J— ^l-
* LM741 OP AMP *
* BASIC MODEL *
j-
-a.
*THIS IS THE MODEL UTILIZED TO SIMULATE THE LM741 OP AMP
*IT MAY BE CONFIGURED TO MODEL VARIOUS CIRCUITS INCLUDING
POSITIVE AND NEGATIVE FINITE GAIN AMPLIFIERS, ACTIVE
FILTERS, AND COMPOSITE OPERATIONAL AMPLIFIERS
LIMPTS=l200 NUMDGT=7.OPT ACCT LIST NODE LVLCOJ:=2
VCL 1 15
VEE -15
<a 12 8 mod 2
U2 12 14 7 MOD 2
Zb 10 6 8 mODI
04 15 6 7 MODI
05 10 13 11 MOD 2
C6 15 13 16 MOD 2
G7 1 10 13 MOD 2
C8 12 12 1 MODI
G9 6 12 1 MODI
QIO 6 3 4 MOD 2
Qll 3 3 26 MOD 2
Cl2 2 2 1 MODI
Ql3 17 ->c. 1 MOD 3
Cl4 1 17 22 MOD 5 3
Ql5 17 22 19 MOD2
Q16 1 15 9 MOD 2
Gl7 18 9 25 MOD2
17 20 £i 40D2
ciy 17 17 >n '1fiD2
i*2J 26 21 23 MOD 6 3
£21 24 ^ ) 19 MOD 1
15 24 26 MOD 2
Q23 26 15 21 MODI
Q24 24 24 26 MOD 2
Q25 18 2 1 MOD 4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 2t> 5 OK
R1C 20 ^1 40K
Rll 24 26 5 OK








PNP(bF=50 IS=1DF CJE=0.1P CJC=1.05P CJS=5.1P)






CJC = 0.3P CJS=4.8P J
CJC=0.9P CJS=4.8P)




PROGRAM FOR LM7U1 INVERTING AMPLIFIER FREQUENCY
AND PHASE RESPONSE
* LM741 INVERTING AMPLIFIER *
*THIS IS THE MODEL UTILIZED TO SIMULATE THE LM741 OP AMP
*IN A FINITE GAIN INVERTING AMPLIFIER CONFIGURATION; IT
DETERMINES AMPLITUDE AND PHASE RESPONSE
.WIDTH IN=80 OUT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUMDGT=7
VCC 10 15
VEE 26 -15
Gl 12 C 8 M0D2
G2 12 14 7 MCD2
Q3 10 6 8 MODI
G4 15 6 7 MODI
Q5 10 13 11 M0D2
Q6 15 13 16 MCD2
G7 1 10 13 M0D2
Qd 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Qll 3 3 26 M0D2
Q12 2 2 1 MODI
G13 17 2 1 M0D3
Q14 1 17 22 MOD 5 3
G15 17 22 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q18 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 2i 23 M0D6 3
G21 24 23 19 MODI
Q22 15 24 26 M0D2
Q23 26 18 21 MODI
G24 24 24 26 M0D2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rli 24 26 50K
R12 14 5 IK
R13 19 14 10K
CI 15 18 30P
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.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=i.05P CJS=5.1P)
.MODEL MOD2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3. 2?)
.MODEL MUD3 PNP(BF=50 IS=2.5F CJE=0.iP CJC=0.3P CJS=4.8P)
.MODEL MCD4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL MOD5 NPN (BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL M0D6 PNP(8F=50 IS=10F CJE=4.05P CJC=2.8P)
VIM 5 AC 0.1
.AC DEC 14 1 3MEG
.PRINT AC VDB(19) VP ( 19
)




PROGRAM FOR LM7 41 NON-INVERTING AMPLIFIER
FREQUENCY AND PHASE RESPONSE
*********************************
* #
* LM741 NON-INVERTING AMPLIFIER *
* *
*********************************
THIS CIRCUIT SIMULATES A NON-INVERTING AMPLIFIER;IT IS
USED TO DETERMINE AMPLITUDE AND PHASE RESPONSE
•WIDTH IN=80 OUT=80




Ql 12 5 8 M0D2
Q2 12 14 7 M0D2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
05 10 13 11 M0D2
G6 15 13 16 M0D2
07 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
G10 6 3 4 MOD 2
Qll 3 3 26 M0D2
C12 2 2 1 MODI
G13 17 2 1 M0D3
Q14 1 17 22 M0D5
Q15 17 22 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q18 17 20 21 M0D2
Q19 17 17 20 M0D2
G20 26 21 23 MCD6
Q21 24 21 19 MODI
Q22 15 24 26 M0D2
023 26 18 21 MODI
Q24 24 24 26 M0D2
Q25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 5 OK
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 5 OK
R12 14 IK
R13 19 14 9K
CI 15 18 30P
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.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC-1.05P CJS=5.1P)
.MODEL MOD2 NPN (BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.3P)
.MODEL M0D4 PNP(3F=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.NODEL M0D5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.3P)
.MUDEL M0D6 PNP ( BF=50 IS=10F CJE=4.05P CJC=2.3P)
VIN 5 AC 0.1
.AC DEC 15 1 1MEG
.PRINT AC VDBQ9)




PROGRAM FOR LM741 NEGATIVE SLEW RATE RESULTS
* *
* LM741 INVERTING AMPLIFIER *
* *
*****************************
*THIS CIRCUIT SIMULATES AN LM741 UNITY GAIN FOLLOWER
*IT DETERMINES CIRCUIT SLEW RATE;ITS RESULTS DEMONSTRATE
*THE DIFFICULTY WITH THE BASIC MODEL EXPERIENCED WHEN
TRANSISTOR JUNCTION CAPACITANCES ARE INCLUDED
.WIDTH IN=80 OUT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUMDGT=7
VCC 1 15
VEE 26 -15
Ql 12 5 8 M0D2
Q2 12 19 7 MOD2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
G6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Qll 3 3 26 M0D2
G12 2 2 1 MODI
Q13 17 2 1 M0D3
Q14 1 17 22 M0D2 3
Q15 17 22 19 M0D2
Q16 1 15 9 M0D2
G17 18 9 25 MCD2
Q18 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 MODI 3
Q21 24 23 19 MODI
Q22 15 24 26 M0D2
G23 26 18 21 MODI
G24 24 24 26 M0D2
G25 18 2 1 MOD 4
Rl 11 26 IK
R2 16 2fc IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
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.MGDEL MGD1 PNP(BF=50 IS=10F)
.MODEL MOD2 NPN(BF=200 IS=10F)
.MODEL M0D3 PNP(BF=50 IS=2.5F)
.MODEL M0D4 PNP(BF=50 IS=7.5F)







PROGRAM FOR LM741 GOOD SLEW RATE RESULTS
* LM741 INVERTING AMPLIFIER *
*THIS CIRCUIT SIMULATES AN LM741 INVERTING AMPLIFIER
*IT DETERMINES CIRCUIT SLEW RATE
.WIDTH IN=80 OUT=80
.OPT ACCT LIST NODE LVLC0D=2 LIMPTS=12C0 NUMDGT=7
vcc 1 L5
VEE 26 L5
Ql 12 8 MOD2
Q2 12 14 7 MOD 2
03 10 6 8 MODI
Q4 15 6 7 MODI
G5 10 13 11 MOD 2
Q6 15 13 16 MOD2
Q7 1 10 13 MOD2
G8 12 12 1 MODI
Q9 6 12 1 MODI
QIO 6 3 4 MOD2
Gil 3 3 26 MCD2
G12 2 2 1 MODI
Q13 17 2 1 M0D3
G14 1 17 22 MOD 2
Q15 17 22 19 MOD2
Q16 1 15 9 MOD2
G17 18 9 25 MOD2
G18 17 20 21 MOD2
G19 17 17 20 M0D2
G20 26 21 23 MODI
Q21 24 23 19 MODI
C22 15 24 26 MOD2
Q23 26 18 21 MODI
G24 24 24 26 MOD2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 2b 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 2b 100
R9 9 2b 50K
RIO 20 21 40K
Rll 24 26 50K
R12 14 5 IK
R13 19 14 IK
CI 15 18 30P
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.MODEL MODI PNP(8F=50 IS=10F)
.MODEL M0D2 NPi\l(BF=200 IS=10F)
.MODEL MQD3 PNP(BF=50 IS=2.5FJ
.MODEL M0D4 PNP(BF=50 IS=7.5F)







PROGRAM FOR OPEN LOOP FREQUENCY
RESPONSE SIMULATION
* *
* LM741 INVERTING AMPLIFIER *
* *
*****************************
*THIS IS THE MODEL UTILIZED TO SIMULATE THE LM741 OP AMP IN A
^FINITE GAIN INVERTING AMPLIFIER CONFIGURATIONS IS USED TO
DETERMINE THE OPEN LOOP GAIN OF THE AMPLIFIER
.WIDTH IN=80 0UT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUMDGT=7
VCC 1 15
VEE 26 -15
Ql 12 27 8 MOD2
QZ 12 14 7 MOD 2
Q3 10 6 8 MODI
G4 15 6 7 MODI
Q5 10 13 11 MOD 2
Q6 15 13 16 M0D2
G7 1 10 13 M0D2
G8 12 12 1 MODI
G9 6 12 1 MODI
Q10 6 3 4 M0D2
Qll 3 3 26 M0D2
Q12 2 2 1 MODI
£13 17 2 1 M0D3
014 1 17 22 MOD 5 3
Q15 17 ZZ 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q18 17 20 21 M0D2
G19 17 17 20 M0D2
Q20 26 21 2J M0D6 3
Q21 24 23 19 MODI
022 15 2h 2c MOD 2
G23 26 18 21 MODI
G24 24 24 26 M0D2
025 18 2 1 M0D4
Rl 11 26 IK
R2 16 2c IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R3 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
R12 14 5 IK
R13 19 14 93600K
R14 27 IK
CI 15 18 30P
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.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJO1.05P CjS=5.1P)
.MODEL MOD2 NPN(BF=20G IS-IOF CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL M004 PNP(BF=50 IS=7.5F CJE=0.1P CjC=0.9P CJS=4.8P)
.MODEL MOD5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CjC=2.8P)
VIiM 5 AC G.0000 1C8
.AC DEC 14 1 3MEG
.PRINT AC VD5(19) VP (19)




PROGRAM FOR DETERMINING TRANSISTOR COLLECTOR
CURRENTS OF BASIC MODEL
3(C *££ «y* *f* 3QC 3DC 3JC ip 3{C2|« 2yC^f» sgt *f+ \» -y* ^i* ^i* *v *** *** *<* ^P ^p ^iv t~ *? *T" *i*
* LM741 INVERTING AMPLIFIER *
* *
********** *******************
*THIS IS THE MODEL UTILIZED TO SIMULATE THE LM741 OP AMP IN
FINITE GAIN INVERTING AMPLIFIER CONF IGURAT ION ; I TS PURPOSE
*IS TO MONITOR VARIOUS TRANSISTOR COLLECTOR CURRENTS
•WIDTH IN=80 0UT=80





Ql 27 35 3 M0D2
Q2 28 14 7 MOD 2
G3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
G6 15 13 16 MOD 2
G7 1 10 13 MOD 2
Q8 12 12 1 MODI
Q9 32 12 1 MODI
GIO 32 3 4 MOD 2
Qll 3 3 26 M0D2
Q12 2 2 1 MODI
G13 30 2 1 MOD 3
G14 1 17 22 MOD 5
Q15 17 ZZ 19 M0D2
G16 1 15 9 M0D2
G17 18 9 25 MOD 2
Q18 17 20 21 M0D2
G19 17 17 20 M0D2
Q20 26 21 23 MOD 6
Q21 24 23 19 MODI
Q22 15 24 26 MOD 2
Q23 26 18 21 MODI
G24 24 24 26 M0D2
G25 31 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 5 OK
R4 4 26 5K
R5 29 n. 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
R12 14 5 IK
R13 19 14 93600K
R14 35 IK
CI 15 16 30P
139
.MODEL MCD1 PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL MOD2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL MCD3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL MGD4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL MOC5 NPN (BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL MOD6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.8P)
VIN 5 DC 0.0
.DC VIN 0.0 0.0 0.0
INDEPENDENT ZERO-VALUED INDEPENDENT VOLTAGE SOURCES
*SERVE AS AMMETERS IN THE CIRCUIT TO MONITOR VARIOUS












PROGRAM FOR DETERMINING VOLTAGE AND CURRENT
OFFSET OF BASIC MODEL
* LM741 INVERTING AMPLIFIER *
* *
*****************************
*THIS IS THE MODEL UTILIZED TO SIMULATE THE LM741 DP AMP
*IN A FINITE GAIN INVERTING AMPLIFIER CONFIGURATION;
*IT IS USED TO DETERMINE OFFSET VOLTAGE AND CURRENT
.WIDTH IN=80 OUT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUMDGT=7
VCC 10 15
VEE 26 -15
Gl 12 27 8 M0D2
G2 12 14 7 M0D2
G3 10 6 8 MODI
Q4 15 6 7 MODI
G5 10 13 11 M0D2
Q6 15 13 16 MOD 2
G7 1 10 13 M0D2
G8 12 12 1 MODI
Q9 6 12 1 MODI
G10 6 3 4 M0D2
Qll 3 3 26 M0D2
Q12 2 2 1 MODI
Q13 17 2 1 M0D3
G14 1 17 22 M0D5 3
Q15 17 22 19 M0D2
G16 1 15 9 MCD2
Q17 18 9 25 M0D2
G13 17 20 21 M0D2
G19 17 17 20 M0D2
Q20 26 21 23 MOD 6 3
G21 24 23 19 MODI
G22 15 24 26 MOD 2
Q23 26 18 21 MODI
G24 24 24 26 M0D2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
R12 29 5 IK
R13 19 30 93600K
R14 2 8 IK
CI 15 18 30P
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.MCDEL MODI PNP(BF=50 IS=10F CJE=0.1P CJO1.05P CJS = 5.1P)
.MODEL MOD2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2PJ
.MODEL MOD3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4. 8P)
.MODEL MOD4 PNP(3F=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL MOD5 NPN(8F=200 IS=10F CJE=2.3P CJC=1.55P CJS=7.8P)
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.3P)
VIN 5 DC 0.0
.DC VIN 0.0 0.0 0.0
^INDEPENDENT ZERO-VALUED INDEPENDENT VOLTAGE SOURCES








PROGRAM FOR DETERMINING FREQUENCY RESPONSE FOR
TWO CASCADE OA STAGES C.K= -10)
***********************
* *
* CASCADE AMPLIFIER *
* *
***********************
THIS CIRCUIT SIMULATES TWO CASCADED OPERATIONAL AMPLIFIER
*STAJES; IT IS UTILIZED TO DETERMINE FREQUENCY RESPONSE
.WIDT!-; IN=80 OUT=80
.OPT ACCT LIST NUDE LVLCOD=2 LIMPTS=1200 NUMDGT=7
**SU3CIRCUIT DEFINITION




Ql 12 5 8 M0D2
Q2 12 14 7 MGD2
Q3 10 6 8 MCD1
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
Q6 15 13 16 M0D2
07 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6.12 1 MODI
Q10 6 3 4 M0D2
Qll 3 3 26 MUD2
012 2 2 1 MODI
013 17 2 1 MCD3
Q14 1 17 22 M0D5 3
Q15 17 22 19 M0D2
Q16 1 15 9 MUD2
017 18 9 25 M0D2
Q13 17 20 21 M0D2
Q19 17 17 20 MGD2
Q20 26 21 23 MCD6 3
Q2 1 2 4 1'6 19 MCD1
Q22 15 24 26 M0D2
Q23 26 18 21 MODI
Q2 4 24 24 26 MCD2
C2 5 18 2 1 M0D4
Rl I 1 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 <-b ICO
R9 9 26 50K
RIO 10 21 40K
Rll 24 26 5CK
CI 15 18 3 OP
14 3
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1PJ
.MODEL M0D2 NPN(BF=200 I5=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL MCD3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL MOD4 PNPIBF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL MOD5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.8PJ
.ENDS OPAMP1




Ql 12 5 8 MGD2
Q2 12 14 7 MOD2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 MCD2
Q6 15 13 16 MGD2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
QLO 6 3 4 M0D2
Ql 1 3 3 26 MCD2
Q12 2 2 1 MODI
Q13 17 2 1 M0D3
Q14 1 17 22 M0D5 3
Q15 17 22 19 M0D2
Q16 1 15 9 MCD2
Q17 18 9 25 M0D2
Q18 17 20 2 1 M0D2
Q19 17 17 2 M0D2
Q20 26 21 23 M0D6 3
Q21 24 23 19 MODI
Q22 15 24 26 M0D2
Q23 26 18 21 MODI
U24 24 24 26 M0D2
Q2 5 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 12 19 27
R7 19 23 27
R8 25 26 100
R9 9 2b 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.3oP CJS=3.2P)
.MODEL M0D3 PNPIBF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL M0D4 PNP(BF = 50 IS = 7.5F CJE = 0. IP CJC = 0.9P CJS = 4.0P)
.MODEL M0D5 NPN(BF=200 1S=10F CJE=2.8P CJC=1.55P CJS=7.8P)





XI 2 3 OPAMP1































PROGRAM FOR DETERMINING FREQUENCY RESPONSE FOR
A C20A1 CK= -10)
******* ************* ***************
* *"




*THIS CIRCJIT SIMULATES A COMPOSITE OPERATIONAL AMPLIFIER
*(C20A1);IT IS UTILIZED TO DETERMINE FREQUENCY RESPONSE
.WIDTH IN=80 OUT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUMDGT=7
**SUBCIRCUIT DEFINITICN




CI 12 5 8 MOD2
Q2 12 14 7 MOD2
G3 10 6 8 MODI
G4 15 6 7 MODI
G5 10 13 11 M0D2
Q6 15 13 16 M0D2
G7 1 10 13 M0D2
Q8 12 12 1 MODI
G9 6 12 1 MODI
G10 6 3 4 M0D2
Qll 3 3 26 MOD
2
012 2 2 1 MODI
G13 i7 2 1 MOD3
G14 1 17 22 MOD5 3
Q15 17 22 19 M0D2
Q16 1 15 9 MOD 2
Q17 18 9 25 MGD2
G18 17 20 21 MOD2
G19 17 17 20 MOD
G20 26 21 23 M0D6 3
G21 24 23 19 MODI
G22 15 24 26 MOD
G23 26 18 21 MODI
Q24 24 24 26 MGD2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
146
Rll 24 26 50K
CI 15 13 30P
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL MOD2 NPN(BF=200 IS=10F CJE=0.65P CJC = 0.36P CJS = 3. 2P)
.MODEL MOD3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CoS=4.8P)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL MOD5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7. 8P)
.MODEL M0D6 PNP<BF=50 IS=10F CJE=4.05P CJC=2.8P)
.ENDS OPA MP
1




Ql 12 5 8 MGD2
Q2 12 14 7 M0D2
Q3 10 6 8 MODI
G4 15 6 7 MODI
G5 10 13 11 M0D2
Q6 15 13 16 M0D2
C7 1 10 13 M0D2
G8 12 12 1 MODI
G9 6 12 1 MODI
G10 6 3 4 M0D2
Gil 3 3 26 M0D2
G12 2 2 1 MODI
G13 17 2 1 M0D3
Q14 1 17 22 M0D5 3
G15 17 22 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q18 17 20 21 MQD2
G19 17 17 20 M0D2
Q20 26 ^1 23 M0D6 3
G21 24 23 19 MODI
Q22 15 24 26 M0D2
G23 26 18 21 MODI
G24 24 24 26 M0D2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL M0D2 NPN(3F=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.3P)
.MODEL MCD4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL M0D5 riPM(BF=200 IS = 10F CJE = 2.8P CJC=1.55P CJS = 7.8P)












VIN 5 AC 0.1












PROGRAM FOR DETERMINING FREQUENCY RESPONSE FOR
A C20A2 (K= -10)
* COMPOSITE OPERATIONAL AMPLIFIER *
* (C2CA2) *
* *
************ ********* ************ ****
*ThIS CIRCUIT SIMULATES A COMPOSITE OPERATIONAL AMPLIFIER
*(C20A2);IT IS UTILIZEC TO DETERMINE FREQUENCY RESPONSE
.hIDTri IN=80 OUT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUMDGT=7
**SUBCIRCUIT DEFINITION




Gl 12 5 8 M0D2
Q2 12 14 7 MOD2
C3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
G6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
G9 6 12 1 MODI
G10 6 3 4 MOD 2
Qll 3 3 26 M0D2
G12 2 2 1 MODI
G13 17 2 1 M0D3
Q14 1 17 22 M0D5 3
Q15 17 22 19 M0D2
Q16 1 15 9 M0D2
G17 18 9 25 MUD2
G18 17 20 21 MCD2
019 17 17 20 M0D2
G20 26 21 23 M0D6 3
Q21 24 23 19 MODI
G22 15 24 26 MOD
2
Q23 26 18 21 MODI
024 24 24 26 MCD2
G25 18 2 1 MOD 4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 5 OK
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R3 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
149
.MODEL MOC1 PNP(BF-50 IS=10F CJE=0.1P CJC=1.05P CJS=5-1P)
.MODEL MOD2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL MCD3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL MOD4 PNP (BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL MCD5 NPN(3F=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL M0D6 PNP ( BF=50 IS=10F CJE=4.05P CJC=2. 8P)
.ENDS OPAMP1




Ql 12 5 8 M0D2
QZ 12 14 7 M0D2
G3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
Q6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
G9 6 12 1 MODI
Q10 6 3 4 M0D2
Gil 3 3 26 M0D2
Q12 2 2 1 MODI
G13 17 2 1 M0D3
G14 1 17 22 MOD 5 3
G15 17 ZZ 19 M0D2
G16 1 15 9 M0D2
Q17 18 9 25 M0D2
G18 17 20 21 M0D2
Q19 17 17 20 M0D2
G20 26 21 23 M0D6 3
Q21 24 23 19 MODI
G22 15 24 26 MOD 2
G23 26 18 21 MODI
Q24 24 24 26 M0D2
G25 18 2 1 M0D4
Rl il 26 IK
R2 16 Zc IK
R3 13 2 6 5 OK
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=J.2P)
.MODEL M0D3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL M0D5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)


















VIN 5 AC 0.1






PROGRAM FOR DETERMINING FREQUENCY RESPONSE FOR
A C20A3 (K= -10)
* COMPOSITE OPERATIONAL AMPLIFIER *
* (C2 0A3) *
*THIS CIRCUIT SIMULATES A COMPOSITE OPERATIONAL AMPLIFIER
*{C2CA3);IT IS UTILIZED TO DETERMINE FREQUENCY RESPONSE
.WIDTH IN=80 OUT=80
.OPT ACCT LIST NODE LVLCOD = 2 LIMPTS=1200 iMUMJGT=7
**SUECIRCUIT DEFINITION




Ul 12 5 3 MGD2
Q2 12 14 7 M0D2
Q3 10 6 3 MODI
04 15 6 7 MODI
Q5 10 13 11 M0D2
Q6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Gli 3 3 26 M0D2
G12 2 2 1 MODI
Q13 17 2 1 MOD 3
Q14 1 17 22 M0D5
Q15 17 22 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q18 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 MQD6
*J21 24 23 19 MODI
Q22 15 24 26 M0D2
02 3 26 13 21 MODI
u2h 24 24 26 MOD 2
Q25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R3 25 26 100
R9 9 26 50K
RIO 20 21 40K
152
Rll 24 26 50K
CI 15 18 30P
.MCDEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=i.05P CJS=5.1P)
.MODEL MOD2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
•MODEL MOD3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
• MODEL MOD5 NPN(BF=200 IS=10F CJE = 2.8P CJC=1.55P CjS = 7. 8P)
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.8P)
.ENDS OPAMP1




Ql 12 5 8 M0D2
Q2 12 14 7 M0D2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
56 15 13 16 M0D2
Q7 1 10 13 -M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Qll 3 3 26 M0D2
Q12 2 2 1 MODI
Q13 17 2 1 M0D3
Q14 1 17 11 MGD5 3
Q15 17 11 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q13 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 M0D6 3
Q21 24 23 19 MODI
Q22 15 24 26 M0D2
Q23 26 18 21 MODI
Q24 24 24 26 M0D2
Q25 18 2 1 M0D4
Ri 11 lb IK
R2 16 26 IK
R3 13 26 50K
R4 4 2o 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
.MODEL MODI PNP(BF=50 I5=10F CJE=0.1P CJC=1.05P CJS = 5.1P)
.MODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2PJ
.MODEL M0D3 PNP (BF = 50 IS=2.5F CJE = 0.1P CJC = 0.3P CJS=4.3P)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL M0D5 NPN(BF=200 IS=10F CJE=2.3P CJC=1.55P CJS=7.8P)





XI 1 4 3 OP AMP I
X2 2 4 5 0PAMP2
BASIC CIRCUIT
Rl 4 2 IK
R2 3 2 4K
R3 4 5 10K
k4 6 4 IK
R5 1 IK
VIN 6 AC C.l






PROGRAM FOR DETERMINING FREQUENCY RESPONSE FOR
A C2 0-AM- (K= -10)
*************************************
* *




*THIS CIRCUIT SIMULATES A COMPOSITE OPERATIONAL AMPLIFIER
*(C20A4);IT IS UTILIZED TO DETERMINE FREQUENCY RESPONSE
.WIDTH IN=80 0UT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUMDGT=7
**SUBCIRCUIT DEFINITION
*THIS DEFINES THE FIRST OP AMP USED IN THE C20A4
.SUbCKT OPAMP1 5,14,19
vcc 1 L5
VEE 26 c 15
Ql 12 5 8 M0D2
Q2 12 14 7 M0D2
Q3 10 6 8 MODI
G4 15 6 7 MODI
G5 10 13 11 M0D2
Q6 15 13 16 MGD2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
QIO 6 3 4 M0D2
Qll 3 3 26 M0D2
G12 2 2 1 MODI
Q13 17 2 1 M0D3
Q14 1 17 22 M0D5
Q15 17 22 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q18 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 M0D6
Q21 24 23 19 MODI
Q22 15 24 26 M0D2
Q23 26 18 21 MODI
Q24 24 24 26 M0D2
Q25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 4 OK
Rll 24 26 50K
CI 15 18 30P
155
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8PJ
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.3P)
.MODEL MCD5 NPN (BF=2C0 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.8P)
.ENDS OPAMP1




Ql 12 5 8 MCD2
Q2 12 14 7 M0D2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
Q6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Qll 3 3 26 M0D2
W12 2 2 1 MODI
Q13 17 2 1 M0D3
Q14 1 17 ZZ M0D5 3
Q15 17 22 19 M0D2
Q16 1 15 9 M0D2
Q17 18 9 25 M0D2
Q13 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 M0D6 3
Q21 24 23 19 MODI
Q22 15 24 26 M0D2
g23 26 18 21 MODI
Q24 24 24 26 M0D2
Q25 18 2 1 MGD4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 ZZ 19 27
R7 19 23 27
R8 Z5 26 100
R9 9 26 50K
KlO 20 21 4CK
Rll 24 26 50K
CI 15 13 30P
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP (BF = 50 IS =2.5F CJt = 0.1P CJC = 0.3P CJS=4.8?)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.3PJ
.MODEL M0D5 NPN(BF=200 IS=10F CJE=2.3P CJC=1.55P CJS=7.3P)





XI 1 2 OPAMP1
X2 3 1 4 OPAMP2
BASIC CIRCUIT
Rl 3 IK
R2 3 2 2K
R3 4 1 10K
R4 5 1 IK
VI N 5 AC 0.1






PROGRAM FOR DETERMINING SLEW RATE OF A C2 0A1
***** *********£ ****** £ ******* ***
* C20A1 INVERTING AMPLIFIER *
* *
********************************
THIS CIRCUIT SIMULATES A C20A1 INVERTING AMPLIFIER
IT IS UTILIZED TO TEST THE EFFECTS OF COMBINING A FAST
SLEW RATE OP AMP WITH A SLOWER SLEW RATE OP AMP;IN ITS PRESENT CONFIGURATION THE C20A1 HAS THE FAST OA
AS THE FIRST OA AND THE SLOW OA AS THE SECOND OA;THE
SPEED OF EITHER OA IS ADJUSTED BY ADJUSTING THE VALUE
OF THE COMPENSATING CAPACITOR
.WIDTH IN=80 0UT=80
.OPT ACCT LIST NODE LVLCOD=2 LIMPTS=1200 NUM0GT=7
SUBCIRCUIT DEFINITION
THIS DEFINES THE FIRST OP AMP USED IN THE C20A1
.SUBCKT GPAMP1 5, 14,19
VCC 10 15
VEE 26 -15
Gl 12 5 3 M0D2
G2 12 14' 7 M0D2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
G6 15 13 16 MQD2
G7 1 10 13 M0D2
G8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Gil 3 3 26 M0D2
G12 2 2 1 MODI
G13 17 2 1 MCD3
Q14 1 17 22 M0D2 3
G15 17 22 19 M0D2
G16 1 15 9 M0D2
Q17 18 9 25 M0D2
G13 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 MODI 3
C21 24 23 19 MODI
G22 15 24 26 MOD
2
Q23 26 18 21 MODI
Q24 24 24 26 M0D2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
158
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 13 10P
.MODEL MODI PNP(BF=50 IS=10F)
.MODEL MCD2 NPN(BF=200 IS=10FJ
.MODEL M0D3 PNP(BF=50 IS=2.5F)
.MODEL M0D4 PNP(BF=50 IS=7.5F)
.ENDS CPAMP1




Ql 12 5 8 M0D2
Q2 12 14 7 MCD2
Q3 10 6 8 MODI
G4 15 6 7 MODI
Q5 10 13 11 M0D2
Q6 15 13 16 M0D2
Q7 1 10 13 M0D2
C8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Qll 3 3 26 MOD 2
Q12 2 2 1 MODI
Q13 17 2 1 MOD 3
G14 1 17 22 M0D2 3
G15 17 22 19 M0D2
G16 1 15 9 MOD 2
Q17 18 9 25 M0D2
Q13 17 20 21 M0D2
G19 17 17 20 M0D2
Q20 26 21 23 MODI 3
G21 24 23 19 MODI
Q22 15 24 26 M0D2
G23 26 19 21 MODI
G24 24 24 26 M0D2
Q25 18 2 1 MOD 4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
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.MODEL MODI PNP(6F=50 IS=10F)
.MODEL MQC2 NPN(BF=2O0 IS=10F)
.MODEL M0D3 PNP ( BF=50 IS=2.5F)
.MODEL M004 PNP(BF=50 IS=7.5F)
.ENDS CPAMP2
*OEFINE NOMINAL C IRCU IT ;C20A1 NON-INVERTING AMPLIFIER
^INSERT SUBCIRCUITS
XI 2 1 3 OPAMP1
X2 3 4 0PAMP2
Rl 1 IK
R2 3 1 IK
R3 4 2 IK
R4 2 5 IK







PROGRAM FOR DETERMINING OFFSET OF C2 0A3
* C2CA3 NON-INVERTING AMPLIFIER *
*THIS CIRCUIT SIMULATES A C20A3 NON-INVERTING AMPLIFIER
*IT IS UTILIZED TC TEST THE EFFECTS OF COMBINING A POOR
*CFFSET OA WITH A BETTER OFFSET OA
.WIDTH IN=80 0UT=80
.OPT ACCT LIST NODE LVLC0D=2 LIMPTS=1200 NUMDGT=7
**SUBCIRCUIT DEFINITION
*THIS DEFINES THE FIRST OP AMP USED IN THE C20A3
.SU3CKT OPAMP1 5, 14,19
VCC 1 15
VEE 26 — 15
Ql 12 5 8 MOD 2
Q2 12 14 7 MOD 2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
G6 15 13 16 MOD 2
Q7 1 10 13 MCD2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
CIO 6 3 4 M0D2
Qll 3 3 26 M0D2
C12 2 2 1 MODI
Q13 17 2 1 MOD 3
Q14 1 17 22 M0D2 3
G15 17 22 19 MOD 2
Gi6 1 15 9 MOD 2
C17 18 9 25 M0D2
Q18 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 MODI 3
Q21 24 23 19 MODI
Q22 15 24 26 M0D2
Q23 26 18 21 MODI
Q24 24 24 26 MCD2
Q25 18 2 1 M0D4
Rl 11 26 IK
R2 lb 2b IK
R3 13 2b 5 OK
R4 4 2t> 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 4 OK
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Rll 24 26 50K
CI 15 13 30P
.MODEL MODI PNP(BF=50 IS=iOF)
.MODEL M0D2 NPN(BF=200 IS=10F)
.MODEL MCD3 PNP(BF=50 IS=2.5F)
.MODEL MGD4 PNP(BF=50 IS=7.5F)
.ENDS GPAMP1
*THIS DEFINES THE SECOND CP AMP USED IN THE C20A3
.SUBCKT 0PAMP2 5, 14,19
VCC 10 15
VEE 26 -15
CI 12 5 8 M0D2
G2 12 14 7 MGD2
Q3 10 6 28 MODI
G4 15 6 29 MODI
Q5 10 13 11 M0D2
G6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
G10 6 3 4 MCD2
Qll 3 J 26 M0D2
G12 2 2 1 MODI
Q13 17 2 1 M0D3
G14 1 17 22 M0D2 3
C15 17 11 19 M0D2
Q16 1 15 9 M0D2
G17 18 9 25 MOD 2
C18 17 20 21 M0D2
Q19 17 17 20 M0D2
Q20 26 21 23 MODI 3
G21 24 23 19 MODI
G22 15 24 26 MOD
2
G23 26 18 21 MODI
Q24 24 24 26 M0D2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 11 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
RE1 8 28 10K
RE2 7 29 10.05K
CI 15 18 30P
.MODEL MODI PNPIBF=50 IS=10F)
.MODEL M0D2 NPN(BF=200 IS=10F)
.MODEL M003 PNP(BF=50 IS=2.5F)
.MODEL MCD4 PNP(BF=50 IS=7.5F)
.ENDS 0PAMP2
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*DEFINE NCMINAL C IRCU IT;C20A3 NCN-INVERTING AMPLIFIER
^INSERT SUBCIRCUITS
XI 1 2 3 0PAMP2
X2 4 2 5 0PAMP1
Rl 4 2 IK
R2 3 4 2K
R3 5 2 50K
R4 2 IK
VIN 1 0.5
.DC VIN -.8 .8 .01









* MULTIPLE FEEDBACK FILTER *
* *
******* ******* **************
THIS CIRCUIT SIMULATES A MULTIPLE FEEDBACK SI NGLE-BI QUAD
FILTER
IT iAY SIMULATE THE FILTER AS A SINGLE OP-AMP OR A
COMPOSITE OP AMP WITH N=2 BY ADJUSTING THE NOMINAL
CIRCUIT
•W IDFH IN=80 0UT=80
.3PT ACCT LIST NODE LVLC0D=2 LIMPTS=1200 NUMDGT=7
*SU3CIRCUIT DEFINITION




Ql 12 5 8 MOD2
Q2 12 14 7 MOD2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
Qo 15 13 16 M0D2
Q7 1 10 13 M0D2
08 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 MGD2
Ql 1 3 3 26 M0D2
Q12 2 2 1 MODI
Q13 17 2 1 M0D3
014 1 17 22 MUD 5 3
Q15 17 22 19 M0D2
Q16 1 15 9 MGD2
Q17 18 9 25 M0D2
Q18 17 20 21 M0D2
Q19 17 17 20 MGD2
Q20 26 21 23 M0D6 3
Q21 24 23 19 MODI
Q2 2 15 24 26 M0D2
Q23 26 18 21 MODI
024 24 24 26 M0D2
Q2 5 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
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R8 25 26 100
R9 9 26 50K
RIO 20 21 4CK
Rll 24 26 5CK
CI 15 18 30P
.MODEL MODI PNP(BF=50 IS = 10F CJE=0.1P CJO1.05P CJS = 5. IP )
.MODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP(BF=50 IS=2.5F C JE=0. IP CJC=0.3P CJS=4.8P)
.MODEL MQD4 PNP(BF=50 IS = 7 .5F CJE=0.1P CJC=0.9P CJS=4. 8P)
.MODEL MOD5 NPN(BF=200 IS=10F CJE = 2.8P CJC = 1.55P CJS=7.8P)





Ql 12 5 8 M0D2
Q2 12 14 7 M0D2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 M0D2
Q6 15 13 16 MCD2
Q7 1 10 13 MOD2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 MCD2
Ql 1 3 3 26 MCD2
Q12 2 2 1 MODI
Q13 17 2 1 M0D3
Q14 1 17 22 M0D5 3
Q15 17 22 19 M0D2
Q16 1 15 9 M0D2
U17 18 9 25 M0D2
Q18 17 20 21 M0D2
U19 17 17 20 M0D2
Q20 26 21 23 M0D6 3
Q2 1 24 23 19 MODI
Q22 15 24 26 MCD2
Q2 3 26 18 21 MODI
Q24 24 24 26 M0D2
Q2 5 18 2 1 M0D4
Rl 1126 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 21
R8 25 26 100
RV 9 26 50K
RIO 20 21 40K
Rll 24 26 5CK
CI 15 18 30P
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP(BF=50 IS=2.5F CJE=0. IP CJC=0.3P CJS=4.3P)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL M0D5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.8P)
.ENDS 0PAMP2
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DEFINE NOMINAL CIRCUIT;BP FILTER W/LM741
INSERT SUBCIRCUITS
Xi 4 5 0PAMP1
*2 7 5 OPAMP2
BASIC CIRCUIT
Rl 1 2 100
R2 3 4 100
R3 4 5 2.4K
CI 2 5 7.96N
C2 2 3 7.96N
VIN 1 AC 0.1
.AC DEC 175 20K 60K





PROGRAM FOR FREQUENCY RESPONSE OF MFB BIQUAD
(C20A1)
************************************ ***
* MULTIPLE FEEDBACK BANDPASS FILTER *
* *
*THIS CIRCUIT SIMULATES A MULTIPLE FEEDBACK S INGL E-BI QUAD
*FILTER;IT MAY SIMULATE THE FILTER AS A SINGLE OP AMP OR
*AS A COMPOSITE OP AMP WITH N=2 BY ADJUSTING THE NOMINAL
*CIRCUIT;IN ITS CURRENT CONFIGURATION IT IS USING C20A1 •
S
.WIDTH IN=80 0UT=80
.OPT ACCT LIST NODE LVLC0D=2 LIMPTS=1200 NUMDGT=7
**SUBCIRCUIT DEFINITION




Ql 12 5 8 M0D2
G2 12 14 7 MOD 2
Q3 10 6 8 MODI
G4 15 6 7 MODI
G5 10 13 11 M0D2
G6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 MOD 2
Cll 3 3 26 M0D2
Q12 2 2 1 MODI
G13 17 2 1 MOD 3
014 1 17 22 M0D5 3
Q15 i7 22 19 MOD 2
G16 1 15 9 M0D2
Q17 18 9 25 M0D2
G18 17 20 21 M0D2
Q19 17 17 20 M0D2
G20 26 21 23 M0D6 3
G21 24 23 19 MODI
G22 15 24 26 MOD
2
G23 26 18 21 MODI
Q24 24 24 26 M0D2
G25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
R9 9 26 50K
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RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
.MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.MUDEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP<BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8P)
.MODEL M0D5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJ5=7. 8P)
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.8P)
.ENDS 0PAMP1




Ql 12 5 8 M0D2
Q2 12 14 7 M0D2
G3 10 6 8 MODI
Q4 15 6 7 MODI
G5 10 13 11 M0D2
G6 15 13 16 MOD 2
G7 1 10 13 M0D2
Q8 12 12 1 MODI
G9 6 12 1 MODI
G10 6 3 4 MOD 2
Gil 3 3 26 M0D2
G12 2 2 1 MODI
G13 17 2 1 MOD 3
Q14 1 17 22 M0D5 3
Q15 17 22 19 M0D2
Q16 1 15 9 MOD 2
Q17 18 9 25 M0D2
G13 17 20 21 M0D2
Q19 17 17 23 M0D2
G20 26 21 23 M0D6 3
Q21 24 23 19 MODI
G22 15 24 26 M0D2
G23 26 18 21 MODI
Q24 2 4 24 26 MOD
2
Q25 13 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R3 25 26 100
R9 9 26 50K
RIO 2 21 40K
Rll 24 26 50K
CI 15 18 30P
.MuDEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1P)
.PODEL M0D2 NPN(BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2?)
.MODEL M0D3 PNP (BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL M0D4 PNP(BF=50 IS=7.5F CJE=0.1P CJC=0.9P CJS=4.8PJ
.KODEL M0D5 NPN(3F=2G0 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL MOCo PNP(BF=50 IS=10F CJE=4.05P CJC=2.3P)
.ENDS 0PAMP2
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DEFINE NCMINAL CIRCUIT;BP FILTER W/C20A1
INSERT SUBCIRCUITS
XI 4 6 7 0PAMP1
X2 7 5 0PAMP2
BASIC CIRCUIT
Rl 1 2 100
R2 3 4 100
R3 4 5 2.4K
CI 2 5 7.96N
C2 2 3 7.96N
R4 6 IK
R5 6 7 15.75K
VIN 1 AC 0.1










C * IDEAL MFB FILTER *
C * *
C THIS PROGRAM DETERMINES THE FREQUENCY RESPUNSE
C GF A MULTIPLE FEEDBACK FILTER USING IDEAL CA'S










FF=( (-GAIN )*S*Y)/ (l.+(3.*S*Y)+(S*S*Y*Y*














PROGRAM FOR FREQUENCY RESPONSE OF GIC BP FILTER
USING A C20A4 AND A C20A3
##:$:###*#### #####:{; ******
* *
* GIC BANDPASS FILTER *
* *
*>, <JU *X, mfg JU ^ kV *'* V- >'- ^ -*--'' *'" **" -'* *-'- V- -** *'* * >'- ^"'
^p t T" *** ^r "V- nr *** nr ^r* *»* -**t *** *>* *i* *r* t* nr *r ^r *v ^r
THIS CIRCUIT SIMULATES A 3P GIC FILTER USING C20A'S
IT MAY SIMULATE THE FILTER AS A SINGLE OP-AMP OR A
COMPOSITE CP AMP WITH N=2 BY ADJUSTING THE NOMINAL
*CIRCUIT;IN ITS CURRENT CONFIGURATION IT IS USING
*A C20A4 AND A C20A3
•WIDTH IN=80 0UT=80
.OPT ACCT LIST NODE LVLC0D=2 LIMPTS=1200 NUMDG7=7
**SUBCIRCUIT DEFINITICN




Ql 12 5 8 M0D2
G2 12 14 7 M0D2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
Q5 10 13 11 MO 02
Q6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q3 12 12 1 MODI
09 6 12 1 MODI
QiO 6 3 4 M0D2
Gil 3 3 26 M0D2
Q12 2 2 1 MODI
Q13 17 2 1 MO 03
Q14 1 17 22 M0D5
Q15 17 22 19 MCD2
Q16 1 15 9 MGD2
Q17 18 9 25 M0D2
Q18 17 20 21 MO 02
019 17 17 20 MCD2
Q20 26 21 23 M0D6
02
1
24 23 19 MODI
Q22 15 24 26 MO 02
Q23 26 18 21 MODI
C24 24 24 26 M0D2
Q25 18 2 1 M0D4
Rl 11 26 IK
R2 16 26 IK
R3 13 26 50K
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R8 25 26 100
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R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
Ci 15 18 30P
•MODEL MODI PNP(BF=50 IS=10F CJE=0.1P CJC=1.05P CJS=5.1PJ
.MODEL M0D2 NPN<BF=200 IS=10F CJE=0.65P CJC=0.36P CJS=3.2P)
.MODEL M0D3 PNP(BF=50 IS = 2.5F CJE=0.1P CJC = 0. 3P CJS=4.8P)
.MODEL MCD4 PNP(BF=5G IS=7.5F CJE=0.1P CjC=0.9P CJS=4.8P)
.MODEL M0D5 NPN(BF=200 IS=10F CJE=2.8P CJC=1.55P CJS=7.8P)
.MODEL MCD6 PNP(BF = 50 IS=10F CJE=4.05P CJC=2.8P)
.ENDS 0PAMP1




Ql 12 5 3 M0D2
Q2 12 14 7 M0D2
Q3 10 6 8 MODI
Q4 15 6 7 MODI
G5 10 13 11 M0D2
Q6 15 13 16 M0D2
Q7 1 10 13 M0D2
Q8 12 12 1 MODI
Q9 6 12 1 MODI
Q10 6 3 4 M0D2
Gil 3 3 26 MO 02
Q12 2 2 1 MODI
Q13 17 2 1 M0D3
Q14 1 17 22 M0D5 3
Q15 17 22 19 MLD2
Q16 1 15 9 MCD2
G17 18 9 25 MCD2
Q18 17 20 21 M0D2
Q19 17 17 20 MDD2
Q20 26 21 23 M0D6 3
Q21 24 23 19 MODI
G22 15 24 26 M0D2
G23 26 18 2i MODI
G24 24 24 26 M0D2
Q25 18 2 1 M0D4
Ri 11 26 IK
R2 16 26 IK
R3 13 26 5 OK
R4 4 26 5K
R5 2 3 39K
R6 22 19 27
R7 19 23 27
R3 25 26 100
R9 9 26 50K
RIO 20 21 40K
Rll 24 26 50K
CI 15 18 30P
.MODEL MODI P^P(BF=50 IS=10F CJE=G.1P CJC=1.05P CJS=5.1PJ
.MODEL M0D2 NPN(BF=200 IS=10F CJE=J.65P CJC=0.36P CJS=3.2P)
.MODEL MGD3 PNP(BF=50 IS=2.5F CJE=0.1P CJC=0.3P CJS=4.8P)
.MODEL MCD4 PNP(BF=50 IS=7.5F CJE=J.1P CJC=0.9P CJS=4.8P)
.MODEL M0D5 NPN(3F=200 IS=10F CJE=2.8P CJC=1.55P GJS=7.3PJ
.MODEL M0D6 PNP(BF=50 IS=10F CJE=4.05P CJC=2.3P)
.ENDS 0PAMP2
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*DEF INE NOMINAL CIRCUIT;BP FILTER W/C20A4
INSERT SUBCIRCUITS
XI 3 2 9 0PAMP1
X2 4 2 6 0PAMP1
X3 7 2 10 0PAMP1
X4 8 2 5 0PAMP1
BASIC CIRCUIT
Rl 5 2 100
R2 5 3 100
R4 6 7 100
R6 3 100
R7 1 7 IK
R8 9 4 150
R9 3 4 IK
RIO 10 8 13. 8K
Rll 2 3 IK

















^p *f" t* np ^p ,Hn ^p hp "hp "hp tp t^ *p t^ np ^p tp hp ^p t^ tt*
C * *
C * IDEAL GIC FILTER *
C * *
C THIS PROGRAM DETERMINES THE FREQUENCY RESPONSE

















DO 20 K = 1 ,100
CMEGA = OMEGA + 1256.64
AX(K) = OMEGA






BB1 =G2*G7*C3/( G2+G6 ) + ( Al-1. J*G 1*G4*G6*Y/ ( 3 2+G6 J
+
* G1*G4#Y
BB2 =G2*C3*C8/( G2+G6)+( Al-1. )*G2*G7*C3*Y/ ( 3 2+G6 )
* G2*(G4+G7)*C3*Y/(G2+G6)+A1*G1*(G4+G7 )*Y*Y
BB3 =A1*G2*C3*C3*Y/<G2+G6)+A2*(G4+G7)*C3*Y*Y+A1*








UP = S*AA1 + S*S*AA2 + S**3*AA3
DD = BBO + S*BB1 + S*S#3B2 + S**3*8B3 + S**4*BB4
* + S**5*BB5+
* S**6*8B6
FF =(UP / DDJ*1 .0
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